

# Leopard Block Diagram

Project code: 91.49Q01.001  
 PCB P/N : 48.49Q01.001  
 REVISION : 04221-2 DF

CLK GEN<sup>3</sup>  
 ICS954206AG

4,5  
**Mobile CPU**  
 Celeron/Dothan

DDR1\*2<sup>11,12</sup>  
 333MHz

6,7,8,9,10  
**Alviso**  
 GML

16,17,18,19  
**ICH6-M**

22  
**PCI 1510**  
 CARDBUS

23  
**PCMCIA**  
 1 SLOT

22  
**Power Switch**  
 TPS2211A

28  
**Mini-PCI**  
 802.11a/b/g

25  
**RJ45 CONN**

24,25  
**10/100 RTL8100C**

25  
**RJ11 CONN**

30  
**MODEM**  
 MDC Card

MIC IN<sup>28</sup>  
 LINE OUT  
**AC'97 CODEC**  
 AD1981B

**OP AMP**  
 G1420B

2CH SPEAKER

31  
**KBC**  
 NS97551

32  
**Touch Pad**

32  
**Int. KB**

20  
**Thermal & Fan**  
 G768D

33  
**FlashRom**  
 4Mb (512kB)

LVDs → **LCD** 14  
 SVIDEO/COMP → **TVOUT** 13  
 RGB CRT → **CRT** 15

USB 2.0 → **USB x 2** 30  
 P IDE → **HDD** 21  
 MASTER  
 SLAVE → **DVD/CD-RW** 21

SYSTEM DC/DC 37 MAX1999	
INPUTS	OUTPUTS
DCBATOUT	5V_S3 3V_S5

SYSTEM DC/DC 38,39 TPS5130	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 1D2V_S0 2D5V_S3

MAXIM CHARGER 35 MAX8725	
INPUTS	OUTPUTS
DCBATOUT	BT+ 18V 4.0A 5V 100mA

CPU DC/DC 36 MAX1907	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 0.844-1.3V 27A

PCB LAYER	
L1:	Signal 1
L2:	GND
L3:	Signal 2
L4:	Signal 3
L5:	VCC
L6:	Signal 4

緯創資通 **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Block Diagram**

Size: A3 Document Number: **Leopard** Rev: -2

Date: Friday, December 03, 2004 Sheet 1 of 41

# ICH6-M Integrated Pull-up and Pull-down Resistors

ICH6-M EDS 14308 0.8V1

ACZ_BIT_CLK, DPRSLP#, EE_DIN, EE_DOUT, EE_CS, GNT[5]/GPO[17], GNT[6]/GPO[16], LDRQ[1]/GPI[41], LAD[3:0]/PB[3:0]#, LDRQ[0], PME#, PWRBTN#, TP[3]	ICH6 internal 20K pull-ups
LAN_RXD[2:0]	ICH6 internal 10K pull-ups
ACZ_RST#, ACZ_SDIN[2:0], ACZ_SYNC, ACZ_SDOUT, ACZ_BITCLK, DPRSLPVR, SPKR	ICH6 internal 20K pull-downs
USB[7:0][P,N]	ICH6 internal 15K pull-downs
DD[7], SDDREQ	ICH6 internal 11.5K pull-downs
LAN_CLK	ICH6 internal 100K pull-downs


# ICH6-M IDE Integrated Series Termination Resistors

DD[15:0], DIOW#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------

# Power name description

5V\_S0= 5 Voltage power up on system work(S0 state)  
 5V\_S3= 5 Voltage suspend to RAM(S3 state)  
 5V\_S5= 5 Voltage soft off(S5 state)  
 3D3V\_S0= 3.3 Voltage power up on system work(S0 state)  
 3D3V\_S3= 3.3 Voltage suspend to RAM(S3 state)  
 3D3V\_S5= 3.3 Voltage soft off(S5 state)  
 LVDDR\_2D5V= 2.5 Voltage power up on system work(S0 state)  
 2D5V\_S3= 2.5 Voltage suspend to RAM(S3 state)  
 2D5V\_S0= 2.5 Voltage power up on system work(S0 state)

VCC\_CORE\_S0= CPU VID Voltage power up on system work(S0 state)  
 1D5V\_VCCA\_S0= 1.5 Voltage power up on system work(S0 state)  
 1D5V\_S0= 1.5 Voltage power up on system work(S0 state)  
 1D5V\_S5= 1.5 Voltage soft off(S5 state)  
 DDR\_VREF\_S3= 1.25 Voltage suspend to RAM(S3 state)  
 1D25V\_S0= 1.25 Voltage power up on system work(S0 state)  
 1D2\_VGA\_S0= 1.2 Voltage power up on system work(S0 state) for VGA  
 1D05V\_S0= 1.05 Voltage power up on system work(S0 state)  
 CORE\_GMCH\_S0= 1.05 Voltage power up on system work(S0 state) for ALVISO core power  
 VCCP\_GMCH\_S0= 1.05 Voltage power up on system work(S0 state)for ALVISO BUSIO power



# PCI RESOURCE TABLE


DEVICE	IDSEL	PCI IRQ	REQ# / GNT#
Mini-PCI	AD21	P_INTE#	REQ0# / GNT0#
Cardbus Controller TI PCI1510	AD22	(CARBUS)P_INTG#	REQ1# / GNT1#
LAN	AD23	P_INTE#	REQ2# / GNT2#


**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **ITP**



Size A3	Document Number <b>Leopard</b>	Rev <b>-2</b>
---------	--------------------------------	---------------

Date: Thursday, December 09, 2004 Sheet 2 of 41




DummyR104(up side),Mounting R115(down side)  
 --SRC7 on

Mounting R104(up side),DummyR115(down side)  
 --CPU2\_ITP on



8 / 18


**NEAR CLKGEN**



FS_C	FS_B	FS_A	CPU
0	0	0	266M
0	0	1	133M
0	1	0	200M
0	1	1	166M
1	0	0	333M
1	0	1	100M
1	1	0	400M
1	1	1	Reserved

**ICS954206AG Spread Spectrum Select**

S3	S2	S1	S0	Spread Amount%
0	0	0	0	-0.8
0	0	0	1	-1.0
0	0	1	0	-1.25
0	0	1	1	-1.5
0	1	0	0	-1.75
0	1	0	1	-2.0
0	1	1	0	-2.5
0	1	1	1	-3.0
1	0	0	0	+/-0.3
1	0	0	1	+/-0.4
1	0	1	0	+/-0.5
1	0	1	1	+/-0.6
1	1	0	0	+/-0.8
1	1	0	1	+/-1.0
1	1	1	0	+/-1.25
1	1	1	1	+/-1.5



**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock Generator (ICS954206AG)**

Size A3	Document Number	Rev
	<b>Leopard</b>	<b>-2</b>








Date: Thursday, December 09, 2004 Sheet 3 of 41







Alviso will provide SDVO\_CTRLCLK and CTRLDATA pulldowns on-die



**Strapping**  
 CFG[17:3] have internal pullup resistors.  
 CFG[19:18] have internal pulldown resistors.

hexainf@hotmail.com  
 GRATIS - FOR FREE


緯創資通 Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


File: **GMCH (2 of 5)**

Size: A3 Document Number: **Leopard** Rev: **-2**

Date: Thursday, December 09, 2004 Sheet: 7 of 41

# SUPPORT DDR333 ONLY





Note: All VCCSM pins shorted internally

Note: All VCCSM pins shorted internally


Layout Notes: VSSA\_CRTDAC  
Route caps within 250mil of Alviso. Route FB within 3" of Alviso.

Route VSSA\_CRTDAC gnd from GMCH to decoupling cap ground lead and then connect to the gnd plane.




**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.

Title			<b>GMCH (4 of 5)</b>		
Size	Document Number				Rev
A3					-2
Date: Friday, December 10, 2004			Sheet 9 of 41		

hexainf@hotmail.com  
GRATIS - FOR FREE




**FOR DDR1**









# S-VIDEO



		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title: <b>S-VIDEO</b>		
Size: A3	Document Number: <b>Leopard</b>	Rev: <b>-2</b>
Date: Thursday, December 09, 2004	Sheet: 13	of: 41


# INVERTER / LCD



	PWR	CHR	HDD	IR	CAPS
PR Botton	Amber LED3	Amber LED4	Amber LED5	X	Amber LED1
PA Top	Blue LED6	Blue LED7	Blue LED8	X	Blue LED1

## PA & PR diffent parts

	PA	PR
LED1	83.00190.Y70	83.00190.W70
LED3	Dummy	83.00110.D70
LED4	Dummy	83.00110.D70
LED5	Dummy	83.00110.D70
LED6	83.00110.E70	Dummy
LED7	83.00110.E70	Dummy
LED8	83.00110.E70	Dummy
R83	63.20134.ID1	63.10234.ID1
R222	63.20134.ID1	63.10234.ID1
R225	63.20134.ID1	63.10234.ID1
R224	63.20134.ID1	63.10234.ID1



**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **Inverter/LCD**

Size: A3 Document Number: **Leopard** Rev: **-2**


Date: Thursday, December 09, 2004 Sheet: 14 of 41

# CRT CONN


## CRT





## CRT



		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		<b>CRT/ CIR</b>
Size A3	Document Number	<b>Leopard</b>
Date: Thursday, December 09, 2004	Sheet 15 of 41	Rev -2



The symbol is a standard source  
 The P/N is the main source  
 Main source: 20.D0152.103  
 2nd source: 20.D0012.103



Dothan A	R171	R388	R370
Dothan B	DUMMY	56R	0R
	0R	0R	DUMMY

Layout Note: R6V7 needs to be placed within 2" of ICH6, R6V9 must be placed within 2" of R6V7 w/o stub.

Place within 500 mils of ICH6 ball

71.0ICH6.A3U

緯創資通 **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH6-M (1 of 4)**

Size: A3 Document Number: **Leopard** Rev: **-2**

Date: Thursday, December 16, 2004 Sheet: 16 of 41



Layout Note:  
Place above caps within  
100 mils of ICH near F27, P27, AB27

Layout Note:  
IDE decoupling

Layout Note:  
PCI decoupling

Place within 100  
mils of ICH  
near pin AG5

Place within 100  
mils of ICH  
near pin AG9

Place within 100  
mils of ICH

Place within 100  
mils of ICH  
near E26, E27

Place within 100  
mils of ICH  
pin AG10

Intel dummy  
Place within 100  
mils of ICH  
pin A13

Place within 100  
mils of ICH

Place within 100  
mils of ICH pin  
AG13, AG16

Layout Note:  
Distribute in PCI section  
near pin A2-A6 near D1-H1

ALL NO\_STUFF Caps do  
not have layout  
requirements but if  
layout allows then place  
next to ICH6

Layout Note:  
Place near U7

Place both  
within 100 mils  
of ICH near D27


Place near AB18

Place within 100  
mils of ICH  
pin G10


Place within 100  
mils of ICH

Layout Note:  
Place near AG23





Place within 100  
mils of ICH  
pin A17




\*Within a given well, 5VREF needs to be up before the  
corresponding 3.3V rail



<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
<b>ICH6-M (3 of 4)</b>		
Size A3	Document Number	Rev -2
<b>Leopard</b>		
Date: Thursday, December 09, 2004      Sheet 18 of 41		



SMBUS (ICH6 ---> SODIMM, CLKGEN)




緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: ICH6-M (4 of 4)

Size A3 Document Number: Rev -2


Date: Thursday, December 09, 2004 Sheet 19 of 41



Reserve for G768B works at High Speed




Put these two Caps near the thermal diode.




THERMDP1/DP2/THERMDN ON THE SAME LAYER  
W/S = 10/5 MIL, 12 MIL AWAY FROM OTHERS  
CAPS CLOSE TO G768B

180 ms after VCC\_G768 > 4.38v, p2, 7





The symbol use 2nd source  
The P/N is the main source  
Main source: 20.D0152.103  
2nd source: 20.D0012.103



$$R_{set} = 83793 / ((T+273) - 211.3569 + 129890 / ((T+273)^2))$$

R22K SET TO 85°C  
Must close to MAX6509





緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: G768D


Size: A3 Document Number: Leopard Rev: -2

Date: Thursday, December 09, 2004 Sheet: 20 of 41

# HDD Connector



# CDROM





<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>HDD / CDROM</b>	
Title	
Size A3	Document Number
Date: Thursday, December 09, 2004	Sheet 21 of 41
<b>Leopard</b>	
Rev -2	




# PCMCIA Socket

3,5,7,9,11,13,14,16,17,18,19,20,21,22,24,26,28,29,30,31,32,36,38,40,41 3D3V\_S0  
 DCBATOUT  
 14,35,37,38,39,40,41 DCBATOUT



**Clock AC termination**  
**33MHz clock for 32-bit**  
**Cardbus card I/F**













Place close to pin 19.



緯創資通 **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCMCIA SLOT**

Size A3	Document Number	Rev -2
Date: Thursday, December 09, 2004	Sheet 23 of 41	



**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.


Title: **LAN RTL8100C**

Size A3 Document Number: **Leopard** Rev: **-2**

Date: Thursday, December 09, 2004 Sheet 24 of 41

# Blue thumb

Place on bottom side  
From NEW!




BC0EX2 connect to PCI\_AD22 on main board.  
BC0EX1 connect to ICH\_PME# on main board.



Please close to ICH6


## POWER SWITCH



Close to CN5

10/100 LAN Transformer	RJ45 PIN
TD+ --> TX+	RJ45-1
TD- --> TX-	RJ45-2
RD+ --> RX+	RJ45-3
RD- --> RX-	RJ45-6

## 10/100M Lan Transformer



1. route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3. No vias, No 90 degree bends.
4. pairs must be equal lengths.
5. 6mil trace width, 12mil separation.
6. 36mil between pairs and any other trace.
7. Must not cross ground moat, except RJ-45 moat.

1st source : 20.D0151.102  
2nd source : 21.D0010.102


緯創資通 **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LAN / 1394 Connector**

Size A3 Document Number **Leopard** Rev **-2**




Date: Thursday, December 09, 2004 Sheet 25 of 41

3.5,7,9,11,13,14,16,17,18,19,20,21,22,24,28,29,30,31,32,36,38,40,41 3D3V\_S0  
 5V\_S0  
 14,15,18,19,20,21,22,27,29,32,36,39,40,41 5V\_S0




2/2 HM1-SB  
 ADI suggest


UNDER CODEC CUT MOAT



<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.		
Title	<b>AUDIO CODEC AD1981B</b>	
Size	Document Number	Rev
A3		<b>-2</b>
Date: Thursday, December 09, 2004	Sheet 26 of 41	






## Speaker






1st source : 20.D0151.104  
2nd source : 21.D0010.104

<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title	<b>AUDIO</b>	
Size A3	Document Number	Rev
	<b>Leopard</b>	<b>-2</b>
Date: Thursday, December 09, 2004	Sheet 27	of 41







# USB POWER



# MDC Connector



<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title: <b>USB / MDC CONN.</b>		
Size: A3	Document Number: <b>Leopard</b>	Rev: <b>-2</b>
Date: Thursday, December 09, 2004 Sheet 30 of 41		



### KBC HARDWARE SETTING

**SB-31-02**

ISE	ENV0	ENV1	TRIS
0	0	0	0
1	1	0	0
0	1	1	0
1	1	1	0

SHM=1: Enable shared memory with host BIOS  
 TRIS=1: While in ISE and OBD, float all the signals for clip-on ISE use

BADDR1-0	Index	I/O Address	Data
0	0	2E	2F
0	1	4E	4F
1	0	{HCFGBAH, HCFGBAL}	{HCFGBAH, HCFGBAL}+1
1	1		Reserved


**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

**KBC NS97551**


**Leopard**

Size: Custom    Document Number:    Rev: -2  
 Date: Friday, December 10, 2004    Sheet 31 of 41






**512KB Flash**



<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: <b>BIOS/GF</b>	
Size: A3	Document Number: <b>Leopard</b>
Date: Thursday, December 09, 2004	Sheet: 33 of 41
Rev: <b>-2</b>	





AC\_IN Threshold 2.089V Max.  
AC\_IN > 2.089V --> AC DETECT






SET Vout MAX VCELL = 4.1998V/CELL  
VBAT=CELL\*VCELL==>VCELL=VBAT/CELL  
=VREF+(VVCTL-1.8)/9.52 = 4.1998V

When V(ICTL)<0.8V or DCIN<7V  
-->Charge Disable  
SET CHG OFF  
BAT\_CHG\_I = (0.075/R624)\*(VICTL/3.6)  
LI BAT :  
CHG\_I\_SET = H(6cell),  
Charge current = 3A  
CHG\_I\_SET = L(12cell),  
Charge current = 3.3A  
NI-MH BAT :  
NI\_BAT = H,  
Charge current = 2.5A  
Pre-Charge (or Maintain Charge) : MAX8725  
MAX1909 : Pre-Charge current = 300mA,  
MAX8725 : CHG\_I\_PRE\_SEL = H,  
Pre-Charge current = 200mA  
Maintain charge current = 12.5mA  
==> H 4sec, L 60sec


V\_REF : 4.2235V (<500uA)  
ISOURCE\_MAX = (0.075/R615) \* (VCLS/VREF) = 3.16A  
So, Constant Power=18.5\*3.16=58.46W  
MAX1909\_CLS (90%)

Maintain Charge Current = 12.2mA  
MAINTAIN\_CHG is H 4sec, L 1sec  
So, Avg. Current = 9.76mA

If Charger is MAX8725, dummy them.




# CPU\_CORE-MAX1907




OCP=30A, Vally current = 27.5A,  
Vilim=550mV(55mVp-p\*10)


Deeper Sleep Voltage : 0.748V  
, S0=L, S1=H, S2=Open,

Boot-up Voltage : 1.2V  
, B0=L, B1=L, B2=Open



VID						Vcore
VID5	VID4	VID3	VID2	VID1	VID0	v
0	1	0	1	1	1	1.340
0	1	1	0	0	0	1.324
0	1	1	0	1	0	1.292
0	1	1	1	0	0	1.260
0	1	1	1	0	1	1.244
0	1	1	1	1	1	1.212
1	0	0	0	0	1	1.180
1	0	0	0	1	1	1.148
1	0	0	1	1	0	1.100
1	0	1	0	0	1	1.052
1	0	1	0	1	1	1.020
1	0	1	1	1	0	0.972
1	1	0	0	0	0	0.940





**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

---


Title: **IMVP IV-CPU POWER-MAX1907**  
 Size: A3 Document Number: **Leopard** Rev: -2  
 Date: Friday, December 10, 2004 Sheet: 36 of 41

# SYSTEM DC/DC 3D3V\_S5 / 5V\_S5



**3V = 4Arms,  
OCP>6A**

**5V = 5Arms,  
OCP>6.8A**



These components should be located near by MAX1977

These components should be located near by MAX1977

$ILIM5 = 5V * 200K / (200K+300K) = 2.0V$   
 $200mV / 24 = 8.3A$   
 $OCP \text{ point} = 8.3A + 1/2I_{ripple}$   
 $ILIM3 = 5V * 200K / (200K+300K) = 2.0V$   
 $200mV / 24 = 8.3A$   
 $OCP \text{ point} = 8.3A + 1/2I_{ripple}$   
 $OCP \text{ point} = 20A + 1/2I_{ripple}$

$ILIM^* = V_{cc} 100mV$   
 $ILIM^* = V_{ref} 200mV$   
 $OCP = 0.1V_{th}/R_{ds(on)} + 0.5I_{ripple}$

PM\_SLP\_S3# high = PWM  
 PM\_SLP\_S3# low = Ultrasonic

SKIP# > 2.4V : PWM mode  
 SKIP# = GND(,0.8V) : SKIP MODE  
 SKIP# = REF (1.7V-2.3V)/Floating  
 Ultrasonic MODE(25KHz min)

5V\_S5 spec. = 10mA


**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **DC/DC 3V S5/5V S5**  
 Size A3 Document Number: **Leopard** Rev -2  
 Date: Thursday, December 09, 2004 Sheet 37 of 41


# TI TPS5130 for 2.5V, 1.5V, 1.05V.

(1D5V=>CH1 , 2D5V=>CH2 , 1D05V =>CH3)


For 1.5V  
SETTING=1.517V




For 2.5V  
SETTING=2.516V




For 1.05V  
SETTING=1.061V




5V\_AUX




5V\_AUX




5V\_AUX




## TPS5130




For 1.5V  
SETTING=1.505V











OCP\_1.05V



OCP\_2.5V



OCP\_1D5V







HW Thermal Throttling


<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
<b>DC/DC 2D5V/1D5V/1D05V</b>	
Size	Document Number
A3	
<b>Leopard</b>	
Date: Thursday, December 09, 2004	Sheet 38 of 41
Rev	-2

# TI TPS5130 for 2.5V, 1.5V, 1.05V



(2D5V=>CH1 , 3D3V=>CH2 , 5V =>CH3)



## 1.5V\_S5 (For ICH6)



## Power budget: 1.25V/2.2Apeak (For DDR1\_VTT)




- 14,35,37,38,40,41 DCBATOUT
- 17,18,19,24,29,31,35,37,40 3D3V\_S5
- 14,35,37,38 5V\_AUX
- 18 1D5V\_S5
- 7,9,10,11,12,38,40,41 2D5V\_S3
- 14,15,18,19,20,21,22,26,27,29,32,36,40,41 5V\_S0
- 12 1D25V\_S0


**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
<b>39.DC/DC 2D5V/1D5V/1D05V-2</b>		
Size	Document Number	Rev
A3		<b>Leopard</b>
Date: Thursday, December 09, 2004		Sheet 39 of 41

# FOR GMCH Power




- 3,5,7,9,11,13,14,16,17,18,19,20,21,22,24,26,28,29,30,31,32,36,38,41 3D3V\_S0
- 28,30 3D3V\_S3
- 17,18,19,24,29,31,35,37,39 3D3V\_S5
- 14,15,18,19,20,21,22,26,27,29,32,36,39,41 5V\_S0
- 14,25,30,32,37,38,41 5V\_S3
- 14,18,20,36,38 5V\_S5
- 7,9,15,18 2D5V\_S0
- 7,9,10,11,12,38,39,41 2D5V\_S3
- 7,11 DDR\_VREF\_S3
- 14,35,37,38,39,41 DCBATOUT
- 38,39,41 1D05V\_S0
- 4,5,6,7,9,10,16,18,36,41 VCCP\_GMCH\_S0
- 6,9,10,41 CORE\_GMCH\_S0





# FOR DDR Power

# Run Power



# Suspend Power





<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
<b>MISC &amp; EMI</b>		
Size	Document Number	Rev
A3		<b>Leopard</b>
Date: Friday, December 17, 2004		Sheet 41 of 41

hexainf@hotmail.com  
 GRATIS - FOR FREE