




BLOCK DIAGRAM



L0_CADIN_L[0..15] <L0_CADIN_L[0..15] <11>
L0_CADIN_H[0..15] <L0_CADIN_H[0..15] <11>
L0_CLKIN_L[0..1] <L0_CLKIN_L[0..1] <11>
L0_CLKIN_H[0..1] <L0_CLKIN_H[0..1] <11>
L0_CADOUT_L[0..15] <L0_CADOUT_L[0..15] <11>
L0_CADOUT_H[0..15] <L0_CADOUT_H[0..15] <11>
L0_CLKOUT_L[0..1] <L0_CLKOUT_L[0..1] <11>
L0_CLKOUT_H[0..1] <L0_CLKOUT_H[0..1] <11>

CPU_VDD_RUN = VCORE
CPU_VDDA_RUN = VDDA25
VLDT_RUN = VCC12_HT
CPU_VDDIO_SUS = DDR18V
CPU_VTT_SUS = DDRVTT

VLDT_A = VCC12_HT
VLDT_B = HT12B






GIGABYTE		
Title CPU HYPER TRANSPORT		
Size	Document Number	Rev
Custom	GA-M61VME-S2	1.0
Date:	Tuesday, August 15, 2006	Sheet 4 of 30

M2CPUB

M2CPUC

MEMORY INTERFACE A







MEMORY INTERFACE B



GIGABYTE

CPU DDRII MEMORY

Title		Rev
CPU DDRII MEMORY		1.0
Size	Document Number	
Custom	GA-M61VME-S2	
Date:	Tuesday, August 15, 2006	Sheet 5 of 30




Route as 80-Ohm differential impedance
Keep trace to resistor less than 1" from CPU pin


Erratum 133, Revision Guide for AMD NPT 0Fh Processors

Erratum 133, Revision Guide for AMD NPT 0Fh Processors


LAYOUT: Route trace 50 mils wide and 500 to 750 mils long between these caps.



RS3 CLOSE CPU VR MOSFET









asserted at 131 degree
deasserted at 116 degree













GIGABYTE			
CPU CONTROL			
Title	CPU CONTROL		
Size	Document Number	Rev	
Custom	GA-M61VME-S2	1.0	
Date:	Tuesday, August 15, 2006	Sheet	6 of 30

VLDT_RUN_B is connected to the VLDT_RUN power supply through the package or on the die. It is only connected on the board to decoupling near the CPU package.










-DDR_DET WR11 1K4 0VSB
 DDR1(2.6V) HIGH:
 DDR2(1.8V)
 PWM_MODE WR10 1K4 0VSB
 PWM_MODE Low:
 Linear Mode High:
 PWM Mode

WA0(I2C ADDRESS):
 Low:0x51
 High:0x5E

1.5A

Co-Layout


GIGABYTE		
File		
DDRII POWER		
Size	Document Number	Rev
C	GA-M61VME-S2	1.01
Date	Tuesday, August 15, 2006	Sheet 10 of 30



U1A


MCP61 1 of 8

L0_CADOUT_H0	AG8	HT_MCP_RXD0_P	HT_MCP_TXD0_P	AH23	L0_CADIN_H0
L0_CADOUT_H1	AG9	HT_MCP_RXD1_P	HT_MCP_TXD1_P	AJ22	L0_CADIN_H1
L0_CADOUT_H2	AK9	HT_MCP_RXD2_P	HT_MCP_TXD2_P	AJ21	L0_CADIN_H2
L0_CADOUT_H3	AJ10	HT_MCP_RXD3_P	HT_MCP_TXD3_P	AH21	L0_CADIN_H3
L0_CADOUT_H4	AG12	HT_MCP_RXD4_P	HT_MCP_TXD4_P	AH19	L0_CADIN_H4
L0_CADOUT_H5	AG13	HT_MCP_RXD5_P	HT_MCP_TXD5_P	AH18	L0_CADIN_H5
L0_CADOUT_H6	AK13	HT_MCP_RXD6_P	HT_MCP_TXD6_P	AJ17	L0_CADIN_H6
L0_CADOUT_H7	AJ14	HT_MCP_RXD7_P	HT_MCP_TXD7_P	AH17	L0_CADIN_H7
L0_CADOUT_H8	AB10	HT_MCP_RXD8_P	HT_MCP_TXD8_P	AE22	L0_CADIN_H8
L0_CADOUT_H9	AD10	HT_MCP_RXD9_P	HT_MCP_TXD9_P	AB20	L0_CADIN_H9
L0_CADOUT_H10	AE10	HT_MCP_RXD10_P	HT_MCP_TXD10_P	AC20	L0_CADIN_H10
L0_CADOUT_H11	AC12	HT_MCP_RXD11_P	HT_MCP_TXD11_P	AE20	L0_CADIN_H11
L0_CADOUT_H12	AB11	HT_MCP_RXD12_P	HT_MCP_TXD12_P	AD18	L0_CADIN_H12
L0_CADOUT_H13	AB13	HT_MCP_RXD13_P	HT_MCP_TXD13_P	AE18	L0_CADIN_H13
L0_CADOUT_H14	AE14	HT_MCP_RXD14_P	HT_MCP_TXD14_P	AB17	L0_CADIN_H14
L0_CADOUT_H15	AE14	HT_MCP_RXD15_P	HT_MCP_TXD15_P	AC16	L0_CADIN_H15
L0_CADOUT_L0	AH8	HT_MCP_RXD0_N	HT_MCP_TXD0_N	AJ23	L0_CADIN_L0
L0_CADOUT_L1	AH9	HT_MCP_RXD1_N	HT_MCP_TXD1_N	AJ22	L0_CADIN_L1
L0_CADOUT_L2	AH9	HT_MCP_RXD2_N	HT_MCP_TXD2_N	AK21	L0_CADIN_L2
L0_CADOUT_L3	AH10	HT_MCP_RXD3_N	HT_MCP_TXD3_N	AG21	L0_CADIN_L3
L0_CADOUT_L4	AH12	HT_MCP_RXD4_N	HT_MCP_TXD4_N	AJ19	L0_CADIN_L4
L0_CADOUT_L5	AH13	HT_MCP_RXD5_N	HT_MCP_TXD5_N	AJ18	L0_CADIN_L5
L0_CADOUT_L6	AJ13	HT_MCP_RXD6_N	HT_MCP_TXD6_N	AK17	L0_CADIN_L6
L0_CADOUT_L7	AH14	HT_MCP_RXD7_N	HT_MCP_TXD7_N	AG17	L0_CADIN_L7
L0_CADOUT_L8	AC10	HT_MCP_RXD8_N	HT_MCP_TXD8_N	AG22	L0_CADIN_L8
L0_CADOUT_L9	AE10	HT_MCP_RXD9_N	HT_MCP_TXD9_N	AB19	L0_CADIN_L9
L0_CADOUT_L10	AG10	HT_MCP_RXD10_N	HT_MCP_TXD10_N	AD20	L0_CADIN_L10
L0_CADOUT_L11	AD12	HT_MCP_RXD11_N	HT_MCP_TXD11_N	AE20	L0_CADIN_L11
L0_CADOUT_L12	AC11	HT_MCP_RXD12_N	HT_MCP_TXD12_N	AE18	L0_CADIN_L12
L0_CADOUT_L13	AB12	HT_MCP_RXD13_N	HT_MCP_TXD13_N	AG18	L0_CADIN_L13
L0_CADOUT_L14	AG14	HT_MCP_RXD14_N	HT_MCP_TXD14_N	AB16	L0_CADIN_L14
L0_CADOUT_L15	AD14	HT_MCP_RXD15_N	HT_MCP_TXD15_N	AD16	L0_CADIN_L15




MCP61 shutdown when THERMTRIP_L tie to GND


N.B HEATSINK



BGASINK_NB/[12SP2-01A002-91R_12SP2-01A002-92R_12SP2-01A002-93R]



GIGABYTE		
Title MCP61-HOST		
Size Custom	Document Number GA-M61VME-S2	Rev 1.01
Date: Tuesday, August 15, 2006	Sheet 11 of 30	



<19> AD[0..31] <->

U1D
MCP61 4 of 8

AD0	D14	PCI_AD0
AD1	E14	PCI_AD1
AD2	A13	PCI_AD2
AD3	C14	PCI_AD3
AD4	A14	PCI_AD4
AD5	B14	PCI_AD5
AD6	C15	PCI_AD6
AD7	J16	PCI_AD7
AD8	G16	PCI_AD8
AD9	F16	PCI_AD9
AD10	E16	PCI_AD10
AD11	B15	PCI_AD11
AD12	D16	PCI_AD12
AD13	C16	PCI_AD13
AD14	C17	PCI_AD14
AD15	D17	PCI_AD15
AD16	J19	PCI_AD16
AD17	J20	PCI_AD17
AD18	H20	PCI_AD18
AD19	G20	PCI_AD19
AD20	F20	PCI_AD20
AD21	E20	PCI_AD21
AD22	B18	PCI_AD22
AD23	C19	PCI_AD23
AD24	D20	PCI_AD24
AD25	C20	PCI_AD25
AD26	D21	PCI_AD26
AD27	C21	PCI_AD27
AD28	B21	PCI_AD28
AD29	H22	PCI_AD29
AD30	G22	PCI_AD30
AD31	F22	PCI_AD31

PCI_REQ0* G12 -REQ0 >> REQ0 <19>
 PCI_REQ1* A10 -REQ1 >> REQ1 <19>
 PCI_REQ2/GPIO40/RS232_DSR* C11 -REQ2 >> REQ2 <19>
 PCI_REQ3/GPIO38/RS232_CTS* H14 -REQ3 >> REQ3 <19>
 PCI_REQ4/GPIO52/RS232_SIN* D13 -REQ4 >> REQ4 <19>

PCI_GNT0* A8 -GNT0 >> GNT0 <19>
 PCI_GNT1* C10 -GNT1 >> GNT1 <19>
 PCI_GNT2/GPIO41/RS232_DTR* B10 -GNT2 >> GNT2 <19>
 PCI_GNT3/GPIO39/RS232_RTS* J14 -GNT3 >> GNT3 <19>
 PCI_GNT4/GPIO53/RS232_SOUT* C12 -GNT4 >> GNT4 <19>

PCI_INTW* C22 -INTA << INTA <19>
 PCI_INTX* D22 -INTB << INTB <19>
 PCI_INTY* A22 -INTC << INTC <19>
 PCI_INTZ* A21 -INTD << INTD <19>

PCI_CLK0 B13 PCLK0 R67 22/4 PCICLK1 >> PCICLK1 <19>
 PCI_CLK1 F14 PCLK1 R69 22/4 PCICLK2 >> PCICLK2 <19>
 PCI_CLK2 D12 << PCLK4 R227 22/4
 PCI_CLK3 E12 << PCLK4 R227 22/4
 PCI_CLK4 H12 << PCLK4 R227 22/4

PCI_CLKIN J12 PCICLK_FB

LPC_AD0 G10 LAD0 << LAD[0..3] <20,28>
 LPC_AD1 F10 LAD1 << LAD[0..3] <20,28>
 LPC_AD2 D10 LAD2 << LAD[0..3] <20,28>
 LPC_AD3 E10 LAD3 << LAD[0..3] <20,28>

LPC_PWRDWN#/GPIO54/EXT_NMI* C8 -TP LPC_PWRDWN 1 TP15
 LPC_FRAME* H10 -LFRAME << LFRAME <20,28>
 LPC_DRQ0/GPIO50* C9 -LDRQ0 << LDRQ0 <20,28>
 LPC_DRQ1/GPIO15/FANRPM1* B9 -LDRQ1 << LDRQ0 <20,28>
 LPC_SERIRQ J10 SERIRQ >> SERIRQ <20>

LPC_CLK0 E8 R84 33/4 LPC33 >> LPC33 <20>
 LPC_CLK1 D8 R86 22/4 ROMCLK33 >> ROMCLK33 <28>

MCP61V-BGA692(10HB1-080692-22R)

<19> -C_BE0 << -C_BE0 H16 PCI_CBE0*
 <19> -C_BE1 << -C_BE1 B17 PCI_CBE1*
 <19> -C_BE2 << -C_BE2 A18 PCI_CBE2*
 <19> -C_BE3 << -C_BE3 B19 PCI_CBE3*



<19> -FRAME << -FRAME C18 PCI_FRAME*
 <19> -IRDY << -IRDY A17 PCI_IRDY*
 <19> -TRDY << -TRDY D18 PCI_TRDY*
 <19> -STOP << -STOP F18 PCI_STOP*
 <19> -DEVSEL << -DEVSEL E18 PCI_DEVSEL*
 <19> PAR << PAR J18 PCI_PAR*
 <19> -PERR << -PERR G18 PCI_PERR/GPIO43/RS232_DCD*
 <19> -SERR << -SERR H18 PCI_SERR*
 <19> -PCIPME << -PCIPME E22 PCI_PME/GPIO30*

<19> -PPCIRST << -PPCIRST R79 33/4 C13 PCI_RESET0*
 G14 PCI_RESET1*
 B11 PCI_RESET2*

<23> -IDERST << -IDERST R82 33/4 F12 PCI_RESET3*

<20> -LPCRST << -LPCRST R83 33/4 D9 LPC_RESET*

<28> -BIOSRST << -BIOSRST R114 33/4



BIOS STRAP:
 ACZ_SDOUT
 -LFRAME
 0 0 = LPC BIOS
 0 1 = PCI BIOS
 1 0 = SPI BIOS(Default)
 1 1 = RESERVED





0.1 use LPC BIOS, 0.2 change to SPI BIOS


GIGABYTE

Title: MCP61-PCI BUS

Size Custom Document Number: GA-M61VME-S2 Rev 1.01

Date: Tuesday, August 15, 2006 Sheet 14 of 30






SPI BIOS CLK STRAP:

SPI_MISO
S_CLK

00 = 500Khz
01 = 1.8MHz
10 = 2.5MHz
11 = 25Mhz (Default)




CLR_CMOS	
SHORT	CLEAR CMOS
OPEN	NORMAL

NOT ADD ICT FOR RTCVDD PIN

3VDUAL - ACZ_RST1 => 1=RGMII, 0=MII

VCC3 - ACZ_SYNC => 1=SIO_CLK:24MHZ, 0:14.318MHZ

For S3 Glitch potential



SPKR	ROM TABLE SELECT
	0:USER
	1:SAFE DEFAULT




GPIO10,11:SRMRST#->LOW
SO POWER PLUG,LOCKER NO CHANGE;
LOCKER MOVE BY TRIGGER(TEST
TIMING)

GIGABYTE

Title: **MCP61-USB-AC97**






Size: Custom Document Number: **GA-M61VME-S2** Rev: **1.01**

Date: Tuesday, August 15, 2006 Sheet: 16 of 30





GIGABYTE		
MCP61-Power		
Title	Document Number	Rev
Size	GA-M61VME-S2	1.01
Custom		
Date:	Tuesday, August 15, 2006	Sheet 17 of 30

**MCP61P: PCIe16,
MCP61S: PCIe8,
MCP61V: PCIe1**







Signal	Value	Component
For MCP61V	0.1u/4Y5V/16V/Z	C1402
For MCP61V	0.1u/4Y5V/16V/Z	C1403
For MCP61S	0.1u/4Y5V/16V/Z	C127
For MCP61S	0.1u/4Y5V/16V/Z	C128
EXP A TXP1	0.1u/4Y5V/16V/Z	C129
EXP A TXN1	0.1u/4Y5V/16V/Z	C130
EXP A TXP2	0.1u/4Y5V/16V/Z	C131
EXP A TXN2	0.1u/4Y5V/16V/Z	C132
EXP A TXP3	0.1u/4Y5V/16V/Z	C133
EXP A TXN3	0.1u/4Y5V/16V/Z	C134
EXP A TXP4	0.1u/4Y5V/16V/Z	C135
EXP A TXN4	0.1u/4Y5V/16V/Z	C136
EXP A TXP5	0.1u/4Y5V/16V/Z	C137
EXP A TXN5	0.1u/4Y5V/16V/Z	C138
EXP A TXP6	0.1u/4Y5V/16V/Z	C139
EXP A TXN6	0.1u/4Y5V/16V/Z	C140
EXP A TXP7	0.1u/4Y5V/16V/Z	C141
EXP A TXN7	0.1u/4Y5V/16V/Z	C142
EXP A TXP8	0.1u/4Y5V/16V/Z	C143
EXP A TXN8	0.1u/4Y5V/16V/Z	C144
EXP A TXP9	0.1u/4Y5V/16V/Z	C145
EXP A TXN9	0.1u/4Y5V/16V/Z	C146
EXP A TXP10	0.1u/4Y5V/16V/Z	C147
EXP A TXN10	0.1u/4Y5V/16V/Z	C148
EXP A TXP11	0.1u/4Y5V/16V/Z	C149
EXP A TXN11	0.1u/4Y5V/16V/Z	C150
EXP A TXP12	0.1u/4Y5V/16V/Z	C151
EXP A TXN12	0.1u/4Y5V/16V/Z	C152
EXP A TXP13	0.1u/4Y5V/16V/Z	C153
EXP A TXN13	0.1u/4Y5V/16V/Z	C154
EXP A TXP14	0.1u/4Y5V/16V/Z	C155
EXP A TXN14	0.1u/4Y5V/16V/Z	C156
EXP A TXP15	0.1u/4Y5V/16V/Z	C157
EXP A TXN15	0.1u/4Y5V/16V/Z	C158
EXP A TXP16	0.1u/4Y5V/16V/Z	C159
EXP A TXN16	0.1u/4Y5V/16V/Z	C160



GIGABYTE		
Title	PCI EXPRESS x16. x1	
Size	Document Number	Rev
Custom	GA-M61VME-S2	1.01
Date:	Tuesday, August 15, 2006	Sheet 18 of 30

PCI SLOT 1,2,3


<14> AD[0..31] ← ADIO_31







GIGABYTE

PCI SLOT 1,2



Title	Rev
Document Number	1.01
GA-M61VME-S2	
Date: Tuesday, August 15, 2006	Sheet 19 of 30



IT8716 CX/GB




Default	Description
DTR1= 0	En SPI Flash
RTS1= 1	Midi-in/SO2 as SPI SO pin
TXD1= --	
DTR2= 0	PCIRSTx# are push-pull
RTS2= 0	Power-on FAN Duty=50%
TXD2= 0	VID threshold is 0.8V/0.4V



IT8712 H/W Strap

If 75232 is connected, please use 680 ohm to be the pull down resistor value. Since powered by 12V, 75232 has a very strong internal pull-up. It is hard to be pulled low. (Please see specification for detail of power on strapping setting)



Power On Strapping Options

Symbol	value	Description
JP1	Flashseg1_EN	1 Disabled. 0 Flash I/F Address Segment 1 (FFF8_0000h-FFFF_FFFFh, 000E_0000h-000F_FFFFh) is enabled
JP2	SerFlh_SO_SEL	1 FLH_SO2 is selected as the Serial Flash I/F SO pin. 0 FLH_SO1 is selected as the Serial Flash I/F SO pin.
JP3	CHIP_SEL	-- Chip selection in configuration.
JP4	BUF_SEL	1 The output buffers of PCIRST1#, PCIRST2#, PCIRST3#, PCIRST4# and PCIRST5# are enhanced open-drain. It drives high about 10-20 ns when the signal transits from low to high, and then Hi-Z. 0 The output buffers are push-pull.
JP5	FAN_CTL_SEL	1 The default value of EC Index 15h / 16h / 17h is 00h 0 The default value of EC Index 15h / 16h / 17h is 40h
JP6	VID_ISEL	1 The threshold voltage of VID is 2.0 / 0.8V 0 The threshold voltage of VID is 0.8 / 0.4V



GIGABYTE

Title
ITE 8716 CX GB LPC IO


Size: Document Number
Custpm: **GA-M61VME-S2** Rev: **1.01**

Date: Tuesday, August 15, 2006 Sheet: 20 of 30


Hardware Monitor circuits





SYSTEM FAN




CPU FAN



KB & MS





GIGABYTE		
Title FAN/HWMO KB/MS		
Size	Document Number	Rev
Custom	GA-M61VME-S2	1.01
Date:	Tuesday, August 15, 2006	Sheet 22 of 30






GIGABYTE		
IDE/FDD/COM/LPT		
Title	Document Number	Rev
	GA-M61VME-S2	1.01
Date:	Tuesday, August 15, 2006	Sheet 23 of 30

Close to connector







INTEL FRONT AUDIO

GIGABYTE		
Title ALC883		
Size	Document Number GA-M61VME-S2	Rev 1.01
Date:	Tuesday, August 15, 2006	Sheet 25 of 30




CD IN




SUR_DET: cable detect to SB or I/O
insert cable: low, default : high


LINE OUT FRONT OUT




LINE-IN




MIC




SURROUND



CEN/LFE







SURR BACK








GIGABYTE

Title			AUDIO JACK
Size	Document Number	GA-M61VME-S2	
Custom	Date:	Tuesday, August 15, 2006	Rev 1.01
		Sheet 26	of 30

INTEL FRONT PANEL











For plug, unplug quickly.
Make sure SB_PWOK is rising from Zero.




GIGABYTE		
PANEL & BUZZER		
Title		
Size	Document Number	Rev
Custom	GA-M61VME-S2	1.01
Date:	Sheet	of
	27	30


ATX POWER CONNECTOR



GIGABYTE		
Title: ATX CON, BIOS, VDDA25, VCC12_DUAL		
Size: Custom	Document Number: GA-M61VME-S2	Rev: 1.01
Date:	Sheet: 28	of 30



BOTTOM PAD CONNECT TO GND THROUGH 10 VIA



GIGABYTE

Title: **VCORE (PWM ISL6566CR)**

Size	Document Number	Rev
Custom	GA-M61VME-S2	1.01
Date:	Tuesday, August 15, 2006	Sheet 29 of 30