



8SKML Schematics

Revision 1.0









SHEET	TITLE
1	COVER SHEET
2	BOM & PCB MODIFY HISTORY
3	BLOCK DIAGRAM
4,5,6	INTEL CPU_WMT_478
7-10	SIS650GL (NORTH BRIDGE) HOST; DDR; AGP,HYPER ZIP
11-14	SIS961(B)/962 (SOUTH BRIDGE)
15	CKG(ICS952004) + CKBF (ICS93722)
16,17	DDR SDRAM DIMMS 1,2 & DDR TERMINATION
18	VGA Connector
19	PCI SLOT 1-3
20	IDE,USB
21	Winbond W83697F
22	BIOS
23	COM,PRT,FDD,KB/MS,IR
24	AUDIO AC 97 CODEC
25	AUDIO JACK,GAME PORT
26	RTL8100B & USB CONNECTOR
27	PANEL,STR LED,FANS ,CPU GN
28	VCORE PHASE PWM FAN5093M
29	ALL POWER CIRCUIT
30	ATX & ATX12V CONN
31	GPIO Connection
32	TEST POINT

		COMPONENT SIDE (1 oz. Copper) GND SIDE (1 oz. Copper) VCC SIDE (1 oz. Copper) SOLDER SIDE (1 oz. Copper)
GIGABYTE		
Title		
COVER SHEET		
Size	Document Number	Rev
Custom	GA-8SKML	1.0
Date:	Tuesday, August 20, 2002	Sheet 1 of 31


8SLML BLOCK DIAGRAM



(X5R) X11 1206(10U) NOTE:GIGA



GIGABYTE		
Title WILLIAMATE 478A		
Size Custom	Document Number GA-8SKML	Rev 1.0
Date Tuesday, August 20, 2002	Sheet 4	of 32














GIGABYTE		
Title WILLIAMATE 478C		
Size Custom	Document Number GA-8SKML	Rev 1.0
Date Tuesday, August 20, 2002	Sheet 6	of 32

- MD[0..63] (16)
- DQM[0..7] (16)
- MAA[0..14] (16)
- CSA[0..3] (16)
- CSB[0..3] (16)
- CKE[0..5] (16)

U38B

SIS650GL-2




GIGABYTE		
Title SIS650GL(SDR)		
Size Custom	Document Number GA-8SKML	Rev 1.0
Date:	Tuesday, August 20, 2002	Sheet 8 of 31

VREF C-CAP PULL-UP MEASURE NOISE WORST.

NOTE: This page is for universal PCB design(suitable for both 645 or 650)

NB Hardware Trap Table			
	0	1	Default
DLEEN#	enable PLL	disable PLL	0
DRAM_SEL	SDR	DDR	1 (DDR)
TRAP0	normal	NB debug mode	0
TRAP1	TV selection, NTSC/PAL(0/1)		0
CSYNC	enable VB		0
RSYNC	enable VGA interrupt		1
LSYNC	enable panel link		0



embedded pull-low (30-50K Ohm)
yes
yes
yes






GIGABYTE		
Title SIS650GX(HYPER ZIP)		
Size Custom	Document Number GA-8SKML	Rev 1.0
Date: Tuesday, August 20, 2002	Sheet 9	of 32

650GL-4





Power



GIGABYTE		
Title SIS650GX(PWR)		
Size Custom	Document Number GA-8SKML	Rev 1.0
Date: Tuesday, August 20, 2002	Sheet 10	of 32



CLR_CMOS	CLEAR COMS JUMPER
1-2	Enable
2-3	Normal (Default)




NF REQUEST CLR_CMOS

GIGABYTE







Title: **SIS961/2(HP ZIP,PCI,IDE)**

Size: Custom Document Number: **GA-8SKML** Rev: **1.0**

Date: Tuesday, August 20, 2002 Sheet 11 of 32



If MII interface don't use, Input pin tie to GND. Output pin is NC.







pin	Description	1	0
SPK	LPC-ROM Address Mapping FFF(F/E)_XXXX	ENABLE	DISABLE
AC_SDOUT	-000(F/E)_XXXX PCI_CLK PLL	DISABLE	ENABLE

962/961B-3


USB

IEEE 1394







AGPUSB,CNRUSB DEFAULT NO POP
NOTE: POP CN3 15K/8P4R--->USB PULL DOWN
USB CONTROLLER MUST NOT BEEN FLOATING.





GIGABYTE		
Title SIS961/2(USB20,1394)		
Size Custom	Document Number GA-8SKML	Rev 1.0
Date:	Tuesday, August 20, 2002	Sheet 13 of 32



962
961B-4
Power



GIGABYTE		
Title SIS961/2(PWR)		
Size Custom	Document Number GA-8SKML	Rev 1.0
Date: Tuesday, August 20, 2002	Sheet 14	of 32




ICS952001/2004

CPU	SDR	FS0	FS1	FS2	FS3	FS4
100	133	1	1	0	0	0
133	133	0	1	1	0	1


ICS952001/2004

CPU	DDR	FS0	FS1	FS2	FS3	FS4
100	133	1	1	0	0	0
133	133	0	1	1	0	1

3VDIMM Decouple




IMPEDENCE TESTING COUPON




GIGABYTE		
Title DDR UNBUFFERED 1,2		
Size Custom	Document Number GA-8SKML	Rev 1.0
Date: Tuesday, August 20, 2002	Sheet	16 of 31

VGA CONNECTOR 1



PLEASE PLACE THESE COMPONENTS AS NEAR VGA CONNECT AS POSSIBLE
 22P/6/N/50V 22P/6/N/50V 10P/6/N/50V/X 0P/6/N/50V/X 0P/6/N/50V/X




GIGABYTE		
VGA CONNECTOR		
Size P	Document Number	Rev 1.0
GA-8SKML		
Date: Tuesday, August 20, 2002	Sheet 17	of 32

PCI SLOT 1,2,3


PCI SLOT1
(-REQ0, -GNT0)

PCI SLOT2
(-REQ1, -GNT1)


PCI SLOT3
(-REQ2, -GNT2)







SIS--IDSEL(A20)
(B)



SIS--IDSEL(A22)
(C)



SIS--IDSEL(A24)
(D)




GIGABYTE

Title: PCI SLOT 1,2,3

Size: Custom	Document Number: GA-8SKML	Rev: 1.0
--------------	---------------------------	----------


Date: Tuesday, August 20, 2002 Sheet 18 of 32

PRIMARY IDE



These resistor should placed near South Bridge

SECONDARY IDE




These resistor should placed near South Bridge


SIRQ




FRONT SIDE USB1




FRONT SIDE USB2



FUSEVCC, GAMEVCC



PCI+IDE RESET



GIGABYTE

IDE, USB

Title

Document Number

Size Custom

GA-8SKML



Rev 1.0

Date: Tuesday, August 20, 2002


Sheet 19 of 32

WINBOND LPC I/O


W83697F (NC PIN:99-114)




Case Open Circuits




Thermal Monitoring



Voltage Monitoring





GIGABYTE		
Title LPC W83697		
Size Custom	Document Number GA-8SKML	Rev 1.0
Date: Tuesdav, August 20, 2002	Sheet 20	of 32



GIGABYTE		
Audio (ALC650)		
Title		
Size	Document Number	Rev
Custom	GA-8SKML	1.0
Date:	Tuesday, August 20, 2002	Sheet 23 of 32

FRONT PANEL



PWR_LED FOR DISTI PIN 1X3 LED USED



LED States	ACPI States	MPD+	MPD-
OFF	S1,S3,S5	HI	HI
Steady Green	S0	HI	LO
Blinking Green	S0(message waiting)	HI	BLINKING


States for a dual-color power LED

LED States	ACPI States	MPD+	MPD-
OFF	S5	HI	HI
Steady Green	S0	HI	LO
Blinking Green	S0(message waiting)	HI	BLINKING
Steady Yellow	S1,S3	LO	HI
Blinking Yellow	S1,S3(message waiting)	LO	BLINKING





RESET

CPU FAN W=0.167W




DIMMLEDCONN.




States for green LED

LED States	ACPI States	GLED-
ON	S1, S3	1
OFF	S0, S5	0


SYSTEM FAN W=0.167W



POWER FAN W=0.167W



GIGABYTE		
PANEL, STR LED & FANS		
Title	Document Number	Rev
	GA-8SKML	1.0
Date: Tuesday, August 20, 2002	Sheet	25 of 32





Default SANYO 1500U/D/6.3V/8*20
 Second source: Panasonic FJ 1500U/D/10V/8*20



GIGABYTE		
Title		
VCORE (PWM FAN5093M)		
Size	Document Number	Rev
Custom	GA-8SKML	1.0
Date:	Tuesday, August 20, 2002	Sheet 27 of 32

ATX CONN, DC POWER

ATX POWER CONNECTOR




PB REQUEST V12
+12V TRACE
250MIL




GIGABYTE		
Title ATX, DC POWER		
Size Custom	Document Number GA-8SKML	Rev 1.0
Date Tuesday, August 20, 2002	Sheet 28	of 32

3VDIMM FOR SDR




VDDQ 3.3V/1.5V FOR AGP 2X/4X(N/A)





5VDUAL TRANS TO 3VDUAL(3.3V)

5VDUAL 80 mils ABOVE




VCC18 FOR NB,SB



NF REQUEST 10X12


VCCVID FOR NORTHWOOD CPU




0817 MODIFY CLOSE U23

DDR25V FOR DDR DIMM & NB

AP9916 layout TO-252 package for thermal issue



SB18 FOR SB



GIGABYTE		
DDR POWER		
Title	Document Number	Rev
	GA-8SKML	1.0
Date: Tuesday, August 20, 2002	Sheet	29 of 32

RTL8100L ON-BOARD		
-REQ0	PCI1	IDSEL(A20)--B
-REQ1	PCI2	IDSEL(A22)--C
-REQ2	PCI3	IDSEL(A24)--D
-REQ3	RTL8100L	IDSEL(A27)--B

8SRXL South Bridge GPIO LIST				
ITEM	DESCRIPTION	I/O	STATUS	Default
GPIO0	Bios Write Protect	O	Hi:Write Enable, Lo:Write Protect	Hi
GPIO1	N/A		PULL-UP	Hi
GPIO2	THERM#			Hi
GPIO3	Green Button	O	Hi:Normal, Lo:Into Green mode	Hi
GPIO4	CLKRUN#		PULL-DOWN	Lo
GPIO5	N/A		PULL-UP	Hi
GPIO6	CPU OVER VOLTAGE	O	Hi:Normal	Hi
GPIO7	SUSLED	O	S0('0'),S1/S3('1'),S5('0')	Lo
GPIO8	Wake On Ring	I	Hi:Normal, Lo:Ring Power On	Hi
GPIO9	SAFE MODE	I	1-2:LO-->NORMAL, 2-3:HI-->SAFE MODE	Lo
GPIO10	Mother Board ID	I	SIS DEMO B/D PULL-DOWN	Lo
GPIO11	N/A		PULL-UP	Hi
GPIO12	N/A		PULL-UP	Hi
GPIO13	Mother Board ID	I	SIS DEMO B/D PULL-DOWN	Lo
GPIO14	Primary Down	I	Lo:CODEC Only	Lo
GPIO15	KB Data	I/OD		
GPIO16	KB Clk	I/OD		
GPIO17	MS Data	I/OD		
GPIO18	MS Clk	I/OD		

GIGABYTE		
Title		
GPIO, REQ/GNT Table		
Size	Document Number	Rev
Custom	GA-8SKML	1.0
Date:	Tuesday, August 20, 2002	Sheet 30 of 32

K1
K_ICTIX
K2
K_ICTIX
K3
K_ICTIX
K4
K_ICTIX
K5
K_ICTIX
K6
K_ICTIX

I1
4MMHIX
I2
4MMHIX
I3
4MMHIX
I4
4MMHIX

GIGABYTE			
Title			
8SKML			
Size	Document Number	Rev	
Custom	GA-8SKML	1.0	
Date:	Tuesday, August 20, 2002	Sheet	31 of 31