



8SIMLH Schematics

Revision 2.1









SHEET	TITLE
1	COVER SHEET
2	BOM & PCB MODIFY HISTORY
3	BLOCK DIAGRAM
4,5,6	INTEL CPU_WMT_478
7-10	SIS651/645DX (NORTH BRIDGE) HOST; DDR; AGP,HYPER ZIP
11-14	962 (SOUTH BRIDGE)
15	CKG(ICS952004) + CKBF (ICS93722)
16,17	DDR SDRAM DIMMS 1,2 & DDR TERMINATION
18	AGP SLOT
19	VGA Connector
20	PCI SLOT 1-3
21	IDE,USB
22	Winbond W83697HF
23	BIOS
24	COM,PRT,FDD,KB/MS,IR
25	CNR SLOT
26	AUDIO AC 97 CODEC
27	AUDIO JACK,GAME PORT
28	RTL8100B & USB CONNECTOR
29	PANEL,STR LED,FANS ,CPU GN
30	VCORE PHASE PWM HIP 6301 + 6601
31	ALL POWER CIRCUIT
32	ATX & ATX12V CONN
33	GPIO Connection
34	TEST POINT

		
GIGABYTE		
Title COVER SHEET		
Size Custom	Document Number GA-8SIMLH	Rev 2.1
Date: Thursday, September 12, 2002		Sheet 1 of 32











8SIMLH BLOCK DIAGRAM




(X5R) X11 1206(10U) NOTE:GIGA



GIGABYTE		
Title WILLIAMATE 478A		
Size Custom	Document Number GA-8SIMLH	Rev 2.0
Date: Thursday, September 12, 2002	Sheet 4	of 32



BSELO ---->100/133










GIGABYTE		
WILLIAMATE 478B		
Title		
Size	Document Number	Rev
Custom	GA-8SIMLH	2.0
Date:	Thursday, September 12, 2002	Sheet 5 of 32

MDDI[0:63] ↔ MDD[0:63] [16,17]
 DQM[0..7] → DQM[0..7] [16,17]
 MAA[0..14] → MAA[0..14] [16,17]
 -CS[0..3] → -CS[0..3] [16,17]
 CKE[0..5] → CKE[0..5] [16]
 -DQSD[0..7] → -DQSD[0..7] [16,17]

DDR MD DAMPING

Near DIMM 1





NOTE: This page is for universal PCB design(suitable for both 645 or 650)

NB Hardware Trap Table			
DLLEN#	0	1	Default
enable PLL	enable PLL	disable PLL	0
DRAM_SEL	SDR	DDR	1 (DDR)
TRAP0	normal	NB debug mode	0
TRAP1	TV selection, NTSC/PAL(0/1)		0
CSYNC	enable VB		0
RSYNC	enable VGA interrupt		1
LSYNC	enable panel link		0

embedded pull-low (30-50K Ohm)
yes
yes
yes

650 645DX-3




HyperZip





GIGABYTE		
Title SIS651/645DX(HYPER ZIP)		
Size Custom	Document Number GA-8SIMLH	Rev 2.0
Date:	Thursday, September 12, 2002	Sheet 9 of 32

651 645DX-4

Power





GIGABYTE		
Title SIS651/645DX(PWR)		
Size Custom	Document Number GA-8SIMLH	Rev 2.0
Date: Thursday, September 12, 2002	Sheet 10	of 32





962/961B


HyperZip



Analog Power supplies of Transzip function for 96X Chip.




CLR_CMOS	CLEAR COMS JUMPER
1-2	Enable
2-3	Normal (Default)





NF REQUEST CLR_CMOS


GIGABYTE		
SIS962(HP ZIP,PCI,IDE)		
Title	Document Number	Rev
	GA-8SIMLH	2.1
Date:	Thursday, September 12, 2002	Sheet 11 of 32






If MII interface don't use, Input pin tie to GND. Output pin is NC.






GIGABYTE		
Title		
SIS962/961B(CPU,LPC,RTC,AC97,GPIO,ACPI,KBC)		
Size	Document Number	Rev
Custom	GA-8SIMLH	2.1
Date:	Thursday, September 12, 2002	Sheet 12 of 32






GIGABYTE		
Title SIS962/961B(PWR)		
Size Custom	Document Number GA-8SIMLH	Rev 2.0
Date:	Thursday, September 12, 2002	Sheet 14 of 32



DCLK +/----->0 ohm ADD CAP 10PF (clear glitch)

ICS952001/2004						
CPU	DDR	FS0	FS1	FS2	FS3	FS4
100	133	1	1	0	0	0
133	133	0	1	1	0	1

DEFAULT SETUP AUTO(100/133)



GIGABYTE





Title
CLOCK GEN + DDR BUFFER

Size Custom Document Number **GA-8SIMLH** Rev **2.1**








Date: Thursday, September 12, 2002 Sheet 15 of 32

DDR SDRAM 1,2






SIS ONLY MAA






DDR MD GROUP SWAP




SIS ONLY MAA



DDR MD GROUP SWAP




For Register DDR Support



GIGABYTE		
Title DDR UNBUFFERED 1,2		
Size Custom	Document Number GA-8SIMLH	Rev 2.0
Date: Thursday, September 12, 2002 Sheet 16 of 32		

DDRVTT Decouple




R&D NOTE 109 (0.1U/8P4C X9PCS)


NOTE: Place these decoupling capacitors close to VTT_MEM termination resistors. (one decoupling capacitor for each two R-packs)

DDR TERMINATION

REV 0.2
33-->47 OHM





DDR25V Decouple




NOTE: Place Distribute 4 pcs per DDR module.

IMPEDENCE TESTING COUPON




GIGABYTE


Title			DDR UNBUFFERED 3		
Size	Document Number	Rev		2.0	
Custom	GA-8SIMLH				
Date:	Thursday, September 12, 2002	Sheet	17	of	32




UAGP132/CO/GF
REV 0.2 AGP BOM MODIFY
11AC1-05R124-11 **AGP SLOT (AGP-N)**




Place 1 at each pair of 3.3V pins
Decoupling capacitors
(Place near AGP slot)




Place 1 at each pair of VDDQ pins
Place an additional for spread from A14 - A33



SWITCH CIRCUIT FOR VDDQ




SIS DESIGN



GIGABYTE		
AGP SLOT		
Title	Rev 2.0	
Size	Document Number	
Custom	GA-8SIMLH	
Date:	Thursday, September 12, 2002	Sheet 18 of 32


VGA CONNECTOR 1

SIS 645DX NO POP




REV 0.2 R824, R827
SIS APNOTE

DUAL LAYOUT (VGA/COM)




GIGABYTE		
Title VGA CONNECTOR		
Size P	Document Number GA-8SIMLH	Rev 2.0
Date: Thursday, September 12, 2002	Sheet 19	of 32


PRIMARY IDE




These resistor should placed near South Bridge



SECONDARY IDE



These resistor should placed near South Bridge




SIRQ




FRONT SIDE USB1

USB2.0 INTEL CONN F_USB




FRONT SIDE USB2


USB2.0 INTEL CONN F_USB



FUSEVCC, GAMEVCC



















PCI+IDE RESET



GIGABYTE

Title	IDE, USB	
Size	Custom	GA-8SIMLH
Document Number	Rev 2.0	
Date	Thursday, September 12 2002	Sheet 21 of 32






GIGABYTE		
AUDIO OUTPUT, GAME PORT		
Size Custom	Document Number	Rev
	GA-8SIMLH	2.0
Date:	Thursday, September 12, 2002	Sheet 26 of 32


LAN RTL8100 (REALTEK)

8100/8100B NOTE:

Pin 65 pull-down (5.6K for 8100B)
 Pin 65 pull-down (1.8K for 8100)
 R502 remove pull-down (1.8K for 8100B)
 R502:0/6 pull-down (1.8K for 8100)




POWER DECOUPLING CAP.




REAR USBX2


USB2.0



10/100M BASE TRANSFORMER (1:1)+FOXCON(RJ45+USBX2)





LAN EEPROM



GIGABYTE		
LAN RTL8100B		
Title	Document Number	Rev
	GA-8SIMLH	2.0
Date:	Thursday, September 12, 2002	Sheet 27 of 32

FRONT PANEL



**PWR_LED FOR DISTI PIN 1X3
LED USED**



LED States	ACPI States	MPD+	MPD-
OFF	S1,S3,S5	HI	HI
Steady Green	S0	HI	LO
Blinking Green	S0(message waiting)	HI	BLINKING

States for a dual-color power LED

LED States	ACPI States	MPD+	MPD-
OFF	S5	HI	HI
Steady Green	S0	HI	LO
Blinking Green	S0(message waiting)	HI	BLINKING
Steady Yellow	S1,S3	LO	HI
Blinking Yellow	S1,S3(message waiting)	LO	BLINKING



GLEED (S3) --> HI

States for green LED

LED States	ACPI States	GLEED-
ON	S1, S3	1
OFF	S0, S5	0

CPU FAN W=0.167W

DIMMLEDCONN.

SYSTEM FAN W=0.167W

+12V -->40 mils


DEFAULT

POWER FAN W=0.167W

+12V -->40 mils

DEFAULT NO POP

NB HEATSINKFAN




1.25V DDRVTT SWITCHING SOLUTION


SI5645, RT9173 application circuit have to modified.
 Because SI5645 had problem in power on state.
 If we used the typical circuit, and then there will had surge current during power on.
 And then the 2.5Vdual will be failed, system can't boot normally

1. Vin of 9173 had change connect to Vcc3(3.3V from ATX)
2. Vctrl of 9173 had change connect to Vcc(5V from ATX)
3. REF/EN of 9173 remain connect to the resistor divider from 2.5Vdual.

(2.5/2=1.25V)




VDDQ 3.3V/1.5V FOR AGP 2X/4X




5VDUAL TRANS TO 3VDUAL(3.3V)


5VDUAL 80 mils ABOVE




VCC18 FOR NB,SB




VCCVID FOR NORTHWOOD CPU




DDR25V FOR DDR DIMM & NB



SB18 FOR SB






0817 MODIFY CLOSE U23





GIGABYTE		
DDR POWER		
Title	Document Number	Rev
	GA-8SIMLH	2.0
Size Custom	Date: Thursday, September 12, 2002	Sheet 30 of 32

ATX CONN, DC POWER



PB REQUEST V12


+12V TRACE
250MIL



GIGABYTE		
Title ATX, DC POWER		
Size Custom	Document Number GA-8SIMLH	Rev 2.0
Date: Thursday, September 12, 2002	Sheet	31 of 32

RTL8100L ON-BOARD		
-REQ0	PCI1	IDSEL(A20)--B
-REQ1	PCI2	IDSEL(A22)--C
-REQ2	PCI3	IDSEL(A24)--D
-REQ3	RTL8100L	IDSEL(A27)--B

8SRXL South Bridge GPIO LIST				
ITEM	DESCRIPTION	I/O	STATUS	Default
GPIO0	Bios Write Protect	O	Hi:Write Enable, Lo:Write Protect	Hi
GPIO1	N/A		PULL-UP	Hi
GPIO2	THERM#			Hi
GPIO3	Green Button	O	Hi:Normal, Lo:Into Green mode	Hi
GPIO4	CLKRUN#		PULL-DOWN	Lo
GPIO5	N/A		PULL-UP	Hi
GPIO6	CPU OVER VOLTAGE	O	Hi:Normal	Hi
GPIO7	SUSLED	O	AS LIKE DEFINED...	Lo
GPIO8	Wake On Ring	I	Hi:Normal, Lo:Ring Power On	Hi
GPIO9	GLED	I	AS LIKE DEFINED...	Lo
GPIO10	Mother Board ID	I	SIS DEMO B/D PULL-DOWN	Lo
GPIO11	N/A		PULL-UP	Hi
GPIO12	N/A		PULL-UP	Hi
GPIO13	Mother Board ID	I	SIS DEMO B/D PULL-DOWN	Lo
GPIO14	Primary Down	I	Lo:CODEC Only	Lo
GPIO15	KB Data	I/OD		
GPIO16	KB Clk	I/OD		
GPIO17	MS Data	I/OD		
GPIO18	MS Clk	I/OD		



States for a single-color power LED

LED States	ACPI States	MPD+	MPD-	BIOS	
				GPIO7	ACPILED
OFF	S5	HI	HI	LO	HI/NC
Steady Green	S0	HI	LO	LO	LO
Blinking Green	S0(message waiting)	HI	BLINKING	LO	BLINKING

States for a dual-color power LED

LED States	ACPI States	MPD+	MPD-	BIOS	
				GPIO7	ACPILED
OFF	S5	HI	HI	LO	HI/NC
Steady Green	S0	HI	LO	LO	LO
Blinking Green	S0(message waiting)	HI	BLINKING	LO	BLINKING
Steady Yellow	S1,S3	LO	HI	HI	HI
Blinking Yellow	S1,S3(message waiting)	LO	BLINKING	HI	BLINKING

States for green LED

LED States	ACPI States	GLED-	BIOS
			GPIO9
ON	S1,S3	HI	HI
OFF	S0,S5	LO	LO

BIOS REQUEST

SINGLE	DUAL	INTEL LED DEFINED				GIGABYTE LED DEFINED				SINGLE	DUAL
		GPIO7	ACPILED	GPIO9		GPIO7	ACPILED	GPIO9			
GREEN	GREEN	S0	LO	LO	LO	S0	LO	LO	LO	GREEN	GREEN
OFF	YELLOW	S1	HI	HI	HI	S1	LO	BLINKING	HI	G(BLINK)	G(BLINK)
OFF	YELLOW	S3	HI	HI	HI	S3	HI	HI	HI	OFF	YELLOW
OFF	OFF	S4/S5	LO	HI/NC	LO	S4/S5	LO	HI/NC	LO	OFF	OFF

GIGABYTE

Title			GPIO, REQ/GNT Table		
Size	Document Number	Rev			
Custom	GA-8SIMLH	2.0			
Date:	Thursday, September 12, 2002	Sheet	32	of	32