Model Name: 8I915P DUO PRO REV1.4

SHEET	TITLE
01	COVER SHEET
02	BLOCK DIAGRAM
03	BOM & PCB MODIFY HISTORY
04	P4_LGA775_A
05	P4_LGA775_B
06	P4_LGA775_C
07	P4_LGA775_D
08	VCORE POWER
09	GMCH-GRANTSDALE_HOST
10	GMCH-GARNTSDALE_DDR
11	GMCH-GRANTSDALE_PCI E, DMI
12	GMCH-GRANTSDALE_INT VGA
13	GMCH-GRANTSDALE_GND
14	GMCH-GRANTSDALE_PWR
15	DDR CHANNEL A
16	DDR CHANNEL B
17	DDR TERMINATION
18	PCI EXPRESS*16 SLOT
19	ICH6 PCI, USB, DMI, LAN
20	ICH6 IDE, GPIO, SATA, CTRL
21	ICH6 VCC, GND
22	CLK GEN

SHEET	TITLE
23	PCI SLOT
24	PCI EXPRESS*1 SLOT
25	ITE8712HX
26	HWMO/FAN/FWH BIOS
27	KB_MS/GAME
28	COM/LPT/FDD
29	(FRONT+REAR)USB/RING/IDE
30	AZALIA CODEC ALC880/CMI9880
31	AUDIO JACK
32	LAN BCM5705E/5751
33	LAN BCM5751
34	ATX POWER CONN.
35	ALL POWER
36	1394 TSB43AB23
37	FRONT PANEL/BZ
38	RAID VIA6410
39	RAID IDE CONNECTOR
40	GPIO TABLE
41	RESET TABLE



GIGABYTE

Title	Cover Sheet	
Size: Custom	Document Number: 8I915P DUO PRO	Rev: 1.4
Date: Thursday, April 07, 2005	Sheet 1 of 41	

BLOCK DIAGRAM



GIGABYTE			
Title	BOM & PCB MODIFY HISTORY		
Size: Custom	Document Number: 8I915P DUO PRO		Rev: 1.4
Date: Thursday, April 07, 2005	Sheet 2 of 41		

Model Name: 8I915P DUO PRO

Version: 1.4

Component value change history

2004/05/19

Data	Change Item	Reason
0317	ADD 2ND SOUSE *** 更換 *** 新舊線路中 元件值不同 ******** L10由 1UH/8/180mA/S(10LI2-07100B-01/10LI2-041001-04)變爲 1UH/8/180mA/S(10LI2-07100B-01/10LI2-041001-04/10LI2-07100B-11) L15由 1UH/8/180mA/S(10LI2-07100B-01/10LI2-041001-04)變爲 1UH/8/180mA/S(10LI2-07100B-01/10LI2-041001-04/10LI2-07100B-11) Q190由 SUD50N024-09P/APM2014N/IRLR3715/TO252變爲 10IF4-083918-01R_10IF4-492409-01R_10IF4-098880-10R/TO252 Q191由 SUD50N024-09P/APM2014N/IRLR3715/TO252變爲 10IF4-083918-01R_10IF4-492409-01R_10IF4-098880-10R/TO252 Q42由 SUD50N024-09P/TO252變爲 10IF4-083918-01R_10IF4-492409-01R_10IF4-098880-10R/TO252 Q44由 SUD50N024-09P/TO252變爲 10IF4-083918-01R_10IF4-492409-01R_10IF4-098880-10R/TO252	
	LIB CHANGE *** 更換 *** 新舊線路中 元件值不同 ******** DL2由 0.6uH/D/30A/5018/3PM/(TAI/EMC)變爲 0.6uH/TO-5018/40A/1P/[11LC5-40600C-D1] DL3由 0.6uH/D/30A/5018/3PM/(TAI/EMC)變爲 0.6uH/TO-5018/40A/1P/[11LC5-40600C-D1] DL4由 0.6uH/D/30A/5018/3PM/(TAI/EMC)變爲 0.6uH/TO-5018/40A/1P/[11LC5-40600C-D1] DL5由 0.6uH/D/30A/5018/3PM/(TAI/EMC)變爲 0.6uH/TO-5018/40A/1P/[11LC5-40600C-D1] L1由 10UH/8/100mA/S(10LI2-00100A-01/02/03)變爲 10UH//120mA/8/S/[10LI2-12100A-01_10LI2-12100A-02_10LI2-12100A-03_10LI2-12100A-13] L2由 10UH/8/100mA/S(10LI2-00100A-01/02/03)變爲 10UH//120mA/8/S/[10LI2-12100A-01_10LI2-12100A-02_10LI2-12100A-03_10LI2-12100A-13]	
0401	Q187 ADD 2ND SOURCE	10GL6-501085-01R
0407	N/B VERSION CHANGE TO C2	10HB1-032915-25

Circuit or PCB layout change for next version

PAGE	Change Item	Reason
0317	LIB CHANGE	

GIGABYTE

Title: BOM & PCB MODIFY HISTORY

Size: Custom | Document Number: 8I915P DUO PRO | Rev: 1.4

Date: Thursday, April 07, 2005 | Sheet 3 of 41



GIGABYTE		
Title	P4_LGA775-A	
Size: Custom	Document Number: 8I915P DUO PRO	Rev: 1.4
Date: Thursday, April 07, 2005	Sheet 4 of 41	

Note:

VCCA & VCOREPLL define doesn't same as CPU socket

Trace width doesn't less than 12 Mil

Place outside of CPU socket

Locate at ICH6 Side



GIGABYTE		
Title	P4_LGA775-B	
Size: Custom	Document Number: 8I915P DUO PRO	Rev: 1.4
Date: Thursday, April 07, 2005	Sheet 5 of 41	



GIGABYTE

Title	P4_LGA775-C	
Size: Custom	Document Number: 8I915P DUO PRO	Rev: 1.4
Date: Thursday, April 07, 2005	Sheet 6 of 41	



GIGABYTE		
Title	P4_LGA775-D	
Size: Custom	Document Number: 8I915P DUO PRO	Rev: 1.4
Date: Thursday, April 07, 2005	Sheet 7 of 41	



GIGABYTE			
Title: VRD 10.1			
Size: Custom	Document Number: 8I915P DUO PRO		Rev: 1.4
Date: Thursday, April 07, 2005	Sheet 8 of 41		



GIGABYTE		
Title	GMCH-HOST	
Size: Custom	Document Number: 8I915P DUO PRO	Rev: 1.4
Date: Thursday, April 07, 2005	Sheet 9 of 41	


U9E
U9F
DDR INTERFACE
GRANTSDALE-P/C2
GRANTSDALE-P/C2
DDR18V
R118 1K/6/1
R119 1K/6/1
DDRVREFA
BC45 1U/6/Y/10V
BC46 0.1U/6/Y/25V
R120 0/SHT/X
DDR18V
R121 1K/6/1/X
R122 1K/6/1/X
DDRVREFB
BC47 1U/6/Y/16V
BC48 0.1U/6/Y/25V
DDR18V
R123 80.6/6/1 SMRCOMPN
BC49 0.1U/6/Y/25V
R124 80.6/6/1 SMRCOMPP
HS1
P/N:12SP2-100002-01
SC5 0.1U/6/Y/25V/X
SC6 0.1U/6/Y/25V/X
Q274 2N7002/SOT23
Q275 2N7002/SOT23
Trace Lenth Need < 200mils
Trace Width Need = 5mils
Trace Space Need > 10mils
Trace Length Need < 1.5"
Trace Width Need > 10mils
Trace Space Need > 10mils
Trace Lenth Need < 200mils
Trace Width Need = 5mils
Trace Space Need > 10mils
GIGABYTE
Title
GMCH-DDR
Size Custom
Document Number
8I915P DUO PRO
Rev 1.4
Date: Thursday, April 07, 2005
Sheet 10 of 41



GIGABYTE

Title	GMCH-PCI E & DMI	
Size: Custom	Document Number: 8I915P DUO PRO	Rev: 1.4
Date: Thursday, April 07, 2005	Sheet 11 of 41	







GIGABYTE

Title: GMCH-GND

Size: Custom | Document Number: 8I915P DUO PRO | Rev: 1.4

Date: Thursday, April 07, 2005 | Sheet 13 of 41








DDRVTT
SCRN1 47/8P4R
(10,15) -SCASA -SRASA
(10,15) MODT_A0
(10,15) MAA13_-SWEA
(10,15) MODT_A1
SR1543 56/6
MDA21_MDA16 (10,15)
RN130 56/8P4R
RN5 56/8P4R
RN9 56/8P4R
RN13 56/8P4R
SRN17 56/8P4R
SRN21 56/8P4R
R1544 56/6
R1545 56/6
SR1546 56/6
SR1547 56/6
RN28 56/8P4R
RN31 56/8P4R
RN35 56/8P4R
SRN39 56/8P4R
RN43 56/8P4R
RN45 56/8P4R
RN49 56/8P4R
RN128 56/8P4R
RN129 56/8P4R
RN4 56/8P4R
RN8 56/8P4R
RN12 56/8P4R
RN16 56/8P4R
RN20 56/8P4R
RN24 56/8P4R
SCRN3 47/8P4R
CRN4 47/8P4R
CRN5 47/8P4R
SR1550 47/6
CRN7 47/8P4R
CRN8 47/8P4R
CRN9 47/8P4R
4.7U/12/Y/16V
BC178
BC177
BC172
BC173
BC174
DDR18V
EC28 100U/D/10V/57
CN1 0.1U/8P4C/X
CN3 0.1U/8P4C
CN5 0.1U/8P4C
CN7 0.1U/8P4C/X
CN9 0.1U/8P4C/X
CN11 0.1U/8P4C
CN15 0.1U/8P4C
CN19 0.1U/8P4C
CN23 0.1U/8P4C
CN27 0.1U/8P4C
CN14 0.1U/8P4C/X
CN18 0.1U/8P4C
CN22 0.1U/8P4C/X
CN26 0.1U/8P4C
CN30 0.1U/8P4C/X
R1541 56/6
SRN126 56/8P4R
RN127 56/8P4R
RN2 56/8P4R
RN6 56/8P4R
R1526 56/6
R1527 56/6
R1528 56/6
R1529 56/6
RN14 56/8P4R
RN18 56/8P4R
RN22 56/8P4R
RN26 56/8P4R
RN29 56/8P4R
RN32 56/8P4R
RN38 56/8P4R
RN42 56/8P4R
RN46 56/8P4R
SRN50 56/8P4R
EC29 100U/D/10V/57
CN2 0.1U/8P4C
CN4 0.1U/8P4C/X
CN6 0.1U/8P4C
CN8 0.1U/8P4C/X
CN10 0.1U/8P4C
SRN3 56/8P4R
RN7 56/8P4R
RN11 56/8P4R
RN15 56/8P4R
RN19 56/8P4R
SRN23 56/8P4R
RN27 56/8P4R
CRN10 47/8P4R
CRN11 47/8P4R
R1530 47/6
R1531 47/6
R1532 47/6
R1525 47/6
R1548 47/6
R1549 47/6
R1552 47/6
CRN13 47/8P4R
R1556 47/6
R1557 47/6
R1558 47/6
SR1559 47/6
R1560 47/6
SR1561 47/6
R1562 47/6
R1564 47/6
R1566 47/6
SR1567 47/6
R1568 47/6
SCRN4 47/8P4R
CN12 0.1U/8P4C/X
CN16 0.1U/8P4C
CN20 0.1U/8P4C
CN24 0.1U/8P4C/X
CN28 0.1U/8P4C
CN13 0.1U/8P4C
CN17 0.1U/8P4C/X
CN21 0.1U/8P4C/X
CN25 0.1U/8P4C/X
CN29 0.1U/8P4C
GIGABYTE
Title
DDR TERMINATOR
Size Custom
Document Number
8I915P DUO PRO
Rev 1.4
Date: Thursday, April 07, 2005
Sheet 17 of 41



EXP_A_RXP[0..15] → EXP_A_RXP[0..15] (11)

EXP_A_RXN[0..15] → EXP_A_RXN[0..15] (11)

EXP_A_TXP[0..15] → EXP_A_TXP[0..15] (11)

EXP_A_TXN[0..15] → EXP_A_TXN[0..15] (11)

EXP_A_TXP0	C70	0.1U/6/Y/25V	EXP_A_TXP0C
EXP_A_TXN0	C71	0.1U/6/Y/25V	EXP_A_TXN0C
EXP_A_TXP1	C72	0.1U/6/Y/25V	EXP_A_TXP1C
EXP_A_TXN1	C73	0.1U/6/Y/25V	EXP_A_TXN1C
EXP_A_TXP2	C74	0.1U/6/Y/25V	EXP_A_TXP2C
EXP_A_TXN2	C75	0.1U/6/Y/25V	EXP_A_TXN2C
EXP_A_TXP3	C76	0.1U/6/Y/25V	EXP_A_TXP3C
EXP_A_TXN3	C77	0.1U/6/Y/25V	EXP_A_TXN3C
EXP_A_TXP4	C78	0.1U/6/Y/25V	EXP_A_TXP4C
EXP_A_TXN4	C79	0.1U/6/Y/25V	EXP_A_TXN4C
EXP_A_TXP5	C80	0.1U/6/Y/25V	EXP_A_TXP5C
EXP_A_TXN5	C81	0.1U/6/Y/25V	EXP_A_TXN5C
EXP_A_TXP6	C82	0.1U/6/Y/25V	EXP_A_TXP6C
EXP_A_TXN6	C83	0.1U/6/Y/25V	EXP_A_TXN6C
EXP_A_TXP7	C84	0.1U/6/Y/25V	EXP_A_TXP7C
EXP_A_TXN7	C85	0.1U/6/Y/25V	EXP_A_TXN7C
EXP_A_TXP8	C86	0.1U/6/Y/25V	EXP_A_TXP8C
EXP_A_TXN8	C87	0.1U/6/Y/25V	EXP_A_TXN8C
EXP_A_TXP9	C88	0.1U/6/Y/25V	EXP_A_TXP9C
EXP_A_TXN9	C89	0.1U/6/Y/25V	EXP_A_TXN9C
EXP_A_TXP10	C90	0.1U/6/Y/25V	EXP_A_TXP10C
EXP_A_TXN10	C91	0.1U/6/Y/25V	EXP_A_TXN10C
EXP_A_TXP11	C92	0.1U/6/Y/25V	EXP_A_TXP11C
EXP_A_TXN11	C93	0.1U/6/Y/25V	EXP_A_TXN11C
EXP_A_TXP12	C94	0.1U/6/Y/25V	EXP_A_TXP12C
EXP_A_TXN12	C95	0.1U/6/Y/25V	EXP_A_TXN12C
EXP_A_TXP13	C96	0.1U/6/Y/25V	EXP_A_TXP13C
EXP_A_TXN13	C97	0.1U/6/Y/25V	EXP_A_TXN13C
EXP_A_TXP14	C98	0.1U/6/Y/25V	EXP_A_TXP14C
EXP_A_TXN14	C99	0.1U/6/Y/25V	EXP_A_TXN14C
EXP_A_TXP15	C100	0.1U/6/Y/25V	EXP_A_TXP15C
EXP_A_TXN15	C101	0.1U/6/Y/25V	EXP_A_TXN15C



GIGABYTE

Title	PCI EXPRESS * 16
Size: Custom	Document Number: 8I915P DUO PRO
Rev: 1.4	
Date: Thursday, April 07, 2005	Sheet 18 of 41



DMI Connection Note
GMCH TX Pin Need Connect to ICH6 RX Pin
ICH6 TX Pin Need Connect to GMCH RX Pin







GIGABYTE

Title	ICH6-PCI, DMI, LAN, USB	
Size B	Document Number 8I915P DUO PRO	Rev 1.4
Date: Thursday, April 07, 2005	Sheet 19 of 41	




DG use 10ohm resistor
100mA
台慶 0.47uH/1.A
U19E
ICH6R/B1
U19F
ICH6R/B1
FOR 漏電
GIGABYTE
Title
ICH6-PWR & GND
Size B
Document Number
8I915P DUO PRO
Rev 1.4
Date: Thursday, April 07, 2005
Sheet 21 of 41



GIGABYTE

Title	CK410M/GBT_CLK GEN	
Size: Custom	Document Number: 8I915P DUO PRO	Rev: 1.4
Date: Thursday, April 07, 2005	Sheet 22 of 41	


PCI1
PCI2
PCI3
PCI/CO/GF
AD16/-PIRQ(E-D-C-A)/-REQ0/-GNT0
-12V
VCC
VCC3
+12V
PCITCK
PCICLK0
PCICLK1
PCICLK2
-PCIRST
PCITMS
-PIRQD
-PIRQA
-PIRQC
-PIRQB
-PIRQE
-PIRQF
-PIRQG
-PIRQH
-REQ0
-REQ1
-REQ2
-REQ3
-REQ4
-REQ5
-REQ6
-GNT0
-GNT1
-GNT6
-PCIPME
-FRAME
-TRDY
-STOP
-IRDY
-DEVSEL
-PLOCK
-PERR
-SERR
-C_BE0
-C_BE1
-C_BE2
-C_BE3
-PCI1_REQ64
-PCI2_REQ64
3VDUAL
PCI_A40
PCI_A41
PAR
ACK64
R270 0/6S/HT/X A_D16
R271 0/6S/X A_D17
R1245 0/6S/X A_D18
RN139
8.2K/8P4R
RN61
RN62
RN63
RN64
RN65
RN66
RN67
2.2K/8P4R
8.2K/8P4R
A_D[0..31]
C180
33P/4/N/50V
Place close to PCI1
R276 0/6 PCI_A40
R277 0/6 PCI_A41
SMBCLK
SMBDATA
BC102 0.1U/6/Y/25V/X
BC103 0.01U/6/X/50V/X
BC104 0.1U/6/Y/25V/X
BC105 0.01U/6/X/50V/X
BC106 0.1U/6/Y/25V/X
BC107 0.1U/6/Y/25V/X
EC68 1000U/D/6.3V/8C
EC128 1000U/D/6.3V/8C
BC108 0.1U/6/Y/25V/X
BC109 0.1U/6/Y/25V
BC110 0.1U/6/Y/25V/X
EC33 1000U/D/6.3V/8C/X
GIGABYTE
Title
PCI SLOT
Size Custom
Document Number
8I915P DUO PRO
Rev 1.4
Date: Thursday, April 07, 2005
Sheet 23 of 41









GIGABYTE

Title	PCI E SLOT	
Size B	Document Number 8I915P DUO PRO	Rev 1.4
Date: Thursday, April 07, 2005	Sheet 24 of 41	


GBT
IT8712
U28
IT8712GB/REV"IX"
Case Open Circuits
CASE OPEN (N/A)
DTR2- ==LOW PUSH-PULL
==HIGH EOD
RTS2- ==LOW CPU FAN 50%
==HIGH 100%
IR CONNECTOR
Only For Push-Pull Mode
需調整
U79
74HC14/S
JP1x5/2/H
RPO1x2/W/X
SIRQ1x2/O/X
GIGABYTE
LPC I/O
8I915P DUO PRO
1.4
Thursday, April 07, 2005
Sheet 25 of 41

TEMP. SENSE



VOLTAGE SENSE



DUAL POWER



CPU/SYS FAN

```
If use PBSS5240 1pcs : (non airflow)
-------------------------------------
CPUFAN_VCC=12V: Temp=40 deg
CPUFAN_VCC=11V: Temp=82 deg
CPUFAN_VCC=10V: Temp=70 deg
CPUFAN_VCC= 9V: Temp=110 deg
CPUFAN_VCC= 8V: Temp>200 deg

If use PBSS5240 1pcs : (with airflow)
-------------------------------------
CPUFAN_VCC=12V: Temp=33 deg
CPUFAN_VCC=11V: Temp=62 deg
CPUFAN_VCC=10V: Temp=86 deg
CPUFAN_VCC= 9V: Temp=117 deg
CPUFAN_VCC= 8V: Temp>122 deg
```



GIGABYTE		
Title	HWM/FAN/CI/BIOS	
Size: Custom	Document Number: 8I915P DUO PRO	Rev: 1.4
Date: Thursday, April 07, 2005	Sheet 26 of 41	

KB/MS







Stand by power
regulator protection





GIGABYTE

Title	PS/2 KB & MS	
Size B	Document Number 8I915P DUO PRO	Rev 1.4
Date: Thursday, April 07, 2005	Sheet 27 of 41	

COMA/COMB





INTERNAL_COMA



INTERNAL_COMB





PLACE NEAR VGA_COM CONNECTOR

LPT





FLOPPY



GIGABYTE

Title	COM, LPT, FDD	
Size B	Document Number 8I915P DUO PRO	Rev 1.4
Date: Thursday, April 07, 2005	Sheet 28 of 41	



GIGABYTE

Title: FRONT/REAR USB CONNECTOR/IDE

Size: Custom | Document Number: 8I915P DUO PRO | Rev: 1.4

Date: Thursday, April 07, 2005 | Sheet 29 of 41

"$" means for ALC880 only
"*" means for CMI9880 only



GIGABYTE			
Title	AC97 CMI9880		
Size: Custom	Document Number: 8I915P DUO PRO		Rev: 1.4
Date: Thursday, April 07, 2005	Sheet 30 of 41		







GIGABYTE		
Title	LAN BCM5751	
Size: Custom	Document Number: 8I915P DUO PRO	Rev: 1.4
Date: Thursday, April 07, 2005	Sheet 33 of 41	

ATX POWER CONNECTOR



GIGABYTE		
Title	ATX POWER CONNECTOR	
Size B	Document Number 8I915P DUO PRO	Rev 1.4
Date: Thursday, April 07, 2005	Sheet 34 of 41	


3VDUAL CIRCUIT
DDR25V/VCC1_5/VTT_GMCH/DDRVTT
FOR EMI
是否須改爲FDD6670/TO252
9.5m ohm
need 0.8V Level
BOTTOM PAD
USE 6 VIAs
CONNECT TO
GND
DDR25V_OV1 LOW=2.6+0.1V
DDR25V_OV2 LOW=2.6+0.2V
ATXGPO1 LOW=1.5+0.1V
ATXGPO2 LOW=1.5+0.2V
ISL6537ACR
HIP6601BCB/SO8
GIGABYTE
Discrete Power
8I915P DUO PRO
Rev 1.4
Thursday, April 07, 2005
Sheet 35 of 41


TSB43AB23
R1219 0/6 FOR ATMEL AT24C02N-10SI-2.7V
ATC ATC24LC02W
NEW 1394 HEADER
-REQ/GNT(3)
IDSEL 23
-PIRQH
www.kytuatvinh.com
GIGABYTE
TSB43AB23A 1394
8I915P DUO PRO
1.4
Thursday, April 07, 2005

INTEL FRONT PANEL



PROCESSOR HOT (N/A)

如果要用2N7002需注意OP output
Hi時的電壓是否遠大於2V。

asserted at 130 degree (RS2=720 ohm)
deasserted at 115 degree (RS2=1270 ohm)

KA393改爲LM358，電源pin改接+12V，Prochot#溫度需重新調整之。

RS2 CLOSE CPU VR MOSFET











States for green LED N01 GPO22 only S1 PROGRAMMING LOW

LED States	ACPI States	GPO28
ON	S1,S3	0
OFF	S0,S5	1

(GPO22 DEFAULT HIGH, main power)

States for a single-color power LED

LED States	ACPI States	GPO25	GPO27	GPO24
OFF	S1,S3,S5	1	1	N01
Steady Green	S0	1	1	1
Blinking Green	S0(message waiting)	1	B	1

LED States	ACPI States	GPO25	GPO27	GPO22
OFF	S5	1	1	X
Steady Green	S0	1	1	1
Blinking Green	S0(message waiting)	1	B	1
Steady Yellow	S1,S3	1	0	N01
Blinking Yellow	S1,S3(message waiting)	1	B	N01

GIGABYTE

Title: FRONT PANEL

Size: Custom | Document Number: 8I915P DUO PRO | Rev: 1.4

Date: Thursday, April 07, 2005 | Sheet 37 of 41

ALL INPUT PIN MUST HAVE 0.1 CAPACITOR



GIGABYTE		
Title	ATA100/133 & IDE RAID	
Size	Document Number: 8I915P DUO PRO	Rev: 1.4
Date: Thursday, April 07, 2005	Sheet 38 of 41	



GIGABYTE

Title	ATA100/133 & IDE RAID	
Size	Document Number: 8I915P DUO PRO	Rev: 1.4
Date: Thursday, April 07, 2005	Sheet 39 of 41	

GPI26

INTEL ICH6 GPIO Implementation

紅字表示CPI/O 同PIN

GPI PIN

Pin Name	Pin Type	Power Well			GPIO Application
GPI[0]	Input	V5REF	-REQ[6]	(P.U VCC)	-REQ[6]
GPI[1]	Input	V5REF	-REQ[5]	(P.U VCC)	Reserved
GPI[5:2]	Input	V5REF	-PIRQ[H:E]	(P.U VCC)	PCI/LAN/NA/1394
GPI[6]	Input	VCC3	GPI[6]	(P.U VCC3)	-SLP_BTN
GPI[7]	Input	VCC3	GPI[7]	(NA)	DUALBIOS_INPUT
GPI[8]	Input	3VDUAL	GPI[8]	(P.U 3VDUAL)	-LANWAKE
GPI[10:9]	Input	3VDUAL	0C_4/5	(P.U 5VDUAL分壓)	-USBOC_R
GPI[11]	Input	3VDUAL	-SMBALERT	(P.U 3VDUAL)	-SMBALRT
GPI[12]	Input	VCC3	GPI[12]	(P.U VCC3)	ATX24_DET
GPI[13]	Input	3VDUAL	GPI[13]	(P.U 3VDUAL)	-LPCPME
GPI[15:14]	Input	3VDUAL	0C_6/7	(P.U 5VDUAL分壓)	-USBOC_R
GPO[16]	OUTPUT	VCC3	-GNT[6]	(integrated VCC3)	Reserved
GPO[17]	OUTPUT	VCC3	-GNT[5]	(integrated VCC3)	Reserved
GPO[18]	OUTPUT	VCC3	GPO[18]	(P.U VCC3)	LANRST-
GPO[19]	OUTPUT	VCC3	GPO[19]	(P.U VCC3)	DUAL_BIOS_OUTPUT
GPO[20]	OUTPUT	VCC3	GPO[20]	(P.U VCC3)	TBL-
GPO[21]	OUTPUT	VCC3	GPO[21]	(P.U VCC3)	DUAL_BIOS_OUTPUT
GPO[22]	Not Implemented		Not Implemented		Not Implemented
GPO[23]	OUTPUT	VCC3	GPO[23]	(P.U VCC3)	LANRST-
GPO[24]	IN/OUT	3VDUAL	GPO[24]	(NA)	GREEN_LED
GPO[25]	IN/OUT	3VDUAL	vcc_25vregulator	(NA)	Reserved
GPI[26]	Input	VCC3	SATA[0]GP	(P.U VCC3)	SATA[0]GP
GPIO[27]	IN/OUT	3VDUAL	GPIO[27]	(NA)	Reserved
GPIO[28]	IN/OUT	3VDUAL	GPO[28]	(NA)	PWD_LED
GPI[29]	Input	VCC3	SATA_1GP	(P.U VCC3)	SATA_1GP
GPI[30]	Input	VCC3	SATA_2GP	(P.U VCC3)	SATA_2GP
GPI[31]	Input	VCC3	SATA_3GP	(P.U VCC3)	SATA_3GP
GPIO[32]	IN/OUT	VCC3	GPO[32]	(NA)	FWP-
GPIO[33]	IN/OUT	VCC3	GPI[33]	(P.U VCC3)	-ACZ_DET
GPIO[34]	IN/OUT	VCC3	GPIO[34]	(P.U VCC3)	MB_ID0
GPI[40]	Input	V5REF	-REQ[4]	(P.U VCC)	-REQ[4]
GPI[41]	Input	VCC3	GPI[41]	(P.U VCC3)	MB_ID1
GPO[48]	OUTPUT	VCC3	-GNT[4]	(integrated VCC3)	Reserved
GPO[49]	OD O	V_CPU_IO	CPUPWROK	(P.U VTT_OR)	CPUPWROK
GP1O[35-39,42-47]	NOT IMPLEMENTED		NOT IMPLEMENTED		

GPO PIN

Pin Name	Pin Number	Power Well	Pin Type			GPIO Application

GIGABYTE

Title	GPIO TABLE	
Size: Custom	Document Number: 8I915P DUO PRO	Rev: 1.4
Date: Thursday, April 07, 2005	Sheet 40 of 41	

ICH6 GPIO Table:

NAME	PWR LANE	USAGE	NAME	PWR LANE	USAGE
GPI0	V5REF	M/B ID (-REQ6)	GPI41	VCC3	M/B ID
GPI1	V5REF	-REQ5	GPO48	VCC3	-GNT4
GPI2	V5REF	-PIRQE	GPO49	V-CPUIO	CPUPWOK
GPI3	V5REF	-PIRQF			
GPI4	V5REF	-PIRQG			
GPI5	V5REF	-PIRQH			
GPI6	VCC3	-SLP BTN			
GPI7	VCC3	DUAL BIOS			
GPI8	3VDAUL	-LANWAKE			
GPI9	3VDAUL	-USBOC4			
GPI10	3VDAUL	-USBOC5			
GPI11	3VDAUL	-SMBALT			
GPI12	VCC3	ATX DET			
GPI13	3VDAUL	-LPCPME			
GPI14	3VDAUL	-USBOC6			
GPI15	3VDAUL	-USBOC7			
GPO16	VCC3	CPU OV1 (-GNT6)			
GPO17	VCC3	-GNT5			
GPO18	VCC3	CPU OV2			
GPO19	VCC3	DUAL BIOS			
GPO20	VCC3	BIOS T-BLOCK			
GPO21	VCC3	DUAL BIOS			
GPO23	VCC3	DDR OV0			
GPIO24	3VDAUL	GREEN LED			
GPIO25	3VDAUL	DDR OV1			
GPI26	VCC3	SATA_GP0			
GPIO27	3VDAUL	+PWRLED			
GPIO28	3VDAUL	-PWRLED			
GPI29	VCC3	SATA GP1			
GPI30	VCC3	SATA GP2			
GPI31	VCC3	SATA GP3			
GPIO32	VCC3	BIOS WP			
GPIO33	VCC3	AZALIA DET			
GPIO34	VCC3	M/B ID			
GPI40	V5REF	-REQ4			

PWROK/RESET Table:

ITE8712BHX PIN	NET NAME	TARGET
PIN62/-PCIRST1	-PCIE_RST	1. PCI-E * 1 Slot1 2. PCI-E * 1 Slot2 3. PCI-E * 1 Slot3 4. PCI-E * 16 Slot
PIN64/-PCIRST2	-PFMRST2	1. Onboard PCI Lan 2. Onboard 1394 Chip 3. OnBoard FWH
PIN65/-PCIRST3	-PFMRST1	1. Onboard PCI-E Lan 2. Onboard SATA Chip 3. GMCH
PIN115/-PCIRST4	-PFMRST_ -IDERST	Reserved For IDE
PIN63/PWROK1	PWROK1	1. GMCH 2. ICH6 3. 5VDUAL SWITCH 4. DPS CONTROL
PIN109/PWROK2	-THERM	1. ICH6

GIGABYTE THCHNOLOGIES , INC.

Title: GPIO/RESET TABLE

Size: Custom | Document Number: 8I915P DUO PRO | Rev: 1.4

Date: Thursday, April 07, 2005 | Sheet 41 of 41