Model Name: 8I915MD-G

SHEET	TITLE
01	COVER SHEET
02	BLOCK DIAGRAM
03	BOM & PCB MODIFY HISTORY
04	P4_LGA775_A
05	P4_LGA775_B
06	P4_LGA775_C
07	P4_LGA775_D
08	VCORE POWER
09	GMCH-GRANTSDALE_HOST
10	GMCH-GARNTSDALE_DDR
11	GMCH-GRANTSDALE_PCI E, DMI
12	GMCH-GRANTSDALE_INT VGA
13	GMCH-GRANTSDALE_GND
14	GMCH-GRANTSDALE_PWR
15	DDRII CHANNEL A,B
16	DDRII TERMINATION
17	PCI EXPRESS*16 SLOT
18	ICH6 PCI, USB, DMI, LAN
19	ICH6 IDE, GPIO, SATA, CTRL
20	ICH6 VCC, GND
21	CLK GEN
22	PCI SLOT

SHEET	TITLE
23	ITE8712IX
24	HWMO,FAN
25	KB_MS
26	COM,LPT,FDD
27	(FRONT+REAR)USB,RING,IDE
28	CODEC ALC655
29	AUDIO JACK
30	ATX POWER CONN.,BIOS
31	ALL POWER
32	LAN REALTEK RTL8110S
33	FRONT PANEL,BZ,PROCHOT
34	GPIO TABLE
35	RESET TABLE

GIGABYTE

Cover Sheet

Size	Document Number	Rev
Custom	8I915MD-G	1.0

Date: Thursday, August 18, 2005 Sheet 1 of 35

BLOCK DIAGRAM



GIGABYTE

Title	BOM & PCB MODIFY HISTORY	
Size: Custom	Document Number: 8I915MD-G	Rev: 1.0
Date: Thursday, August 18, 2005	Sheet 2 of 35	

Model Name: 8I915MD-G

Component value change history

2004/11/22

Data	Change Item	Reason
2005/07/01	First Release	
2005/08/10	0.1A==>1.0A	
	1.DR82 for PWM MOSFET溫度平衡	
	2.C61 for On-Board VGA水波紋	
	3.R1161,R1162,R1244,R1166 for Clock調整	
	4.CPU FAN change to 4PIN	
	5.R1721 for DDR18V overvoltage	
	6.R565,R563 for PROCHOT調整	
	7.C40,C41,C42,C1332,LR40,BC101,	
	BC127,FB5,FB6,BC702 for EMI solution	
2005/08/15	1.0A==>1.0B	
	1.Add CR9	
	2.Add Dual Core CPU Circuit(如果有改版)	
	3.PCB size change to 215.01*243.84	
	PCB change to GA-8I915MD-G	
	4.Add R1742 for D.C.	
	5.R1698 change to 22K/6	
	6.C1315 add 1u/6	

Circuit or PCB layout change for next version

PAGE	Change Item	Reason
0.1==>1.0	1.VTT_GMCH CAP.移3哥顆靠近CPU side	
	2.N/B下方之GND連接起來	
	3.CPU side的Vcore&GND連接起來	
	4.CPU side把Vcore包進切割	
	5.VCC1_5切割加大	
	6.EMI solution	
	7.Clock 末端加ICT or VIA	
	8.DDR25V_DAC C61 change to 10U/8	
	9.5VDUAL 切割重走並加粗	
	10.U45 加示第一PIN	

GIGABYTE

Title: BOM & PCB MODIFY HISTORY

Size: Custom | Document Number: 8I915MD-G | Rev: 1.0

Date: Thursday, August 18, 2005 | Sheet 3 of 35



CPU-SK/BK/775/D/GF/[11SC1-920775-02R]

GIGABYTE

Title	P4_LGA775-A	
Size: Custom	Document Number: 8I915MD-G	Rev: 1.0
Date: Thursday, August 18, 2005	Sheet 4 of 35	





GIGABYTE

Title	P4_LGA775-C	
Size: Custom	Document Number: 8I915MD-G	Rev: 1.0
Date: Thursday, August 18, 2005	Sheet 6 of 35	



GIGABYTE			
Title	P4_LGA775-D		
Size: Custom	Document Number: 8I915MD-G		Rev: 1.0
Date: Thursday, August 18, 2005		Sheet 7 of 35	





GIGABYTE			
Title	GMCH-HOST		
Size: Custom	Document Number: 8I915MD-G		Rev: 1.0
Date: Thursday, August 18, 2005	Sheet 9 of 35		





GIGABYTE		
Title: GMCH-PCI E & DMI		
Size: Custom	Document Number: 8I915MD-G	Rev: 1.0
Date: Thursday, August 18, 2005	Sheet 11 of 35	



GIGABYTE		
Title	GMCH-INTERNAL VGA	
Size: Custom	Document Number: 8I915MD-G	Rev: 1.0
Date: Thursday, August 18, 2005	Sheet 12 of 35	



GIGABYTE

Title	GMCH-GND	
Size: Custom	Document Number: 8I915MD-G	Rev: 1.0
Date: Thursday, August 18, 2005	Sheet 13 of 35	





DDRVTT Decouple

DDRVTT

EC163 1000u/D/6.3V/8C/30m

DDRVTT

BC706 4.7u/8/Y5V/10V/Z
BC707 4.7u/8/Y5V/10V/Z
BC708 4.7u/8/Y5V/10V/Z
BC709 4.7u/8/Y5V/10V/Z

DDRVTT

C1302	0.1u/4/Y5V/16V/Z
C1303	0.1u/4/Y5V/16V/Z
C1304	0.1u/4/Y5V/16V/Z
C1305	0.1u/4/Y5V/16V/Z
C1306	0.1u/4/Y5V/16V/Z
C1307	0.1u/4/Y5V/16V/Z

SBAA[0:2] — SBAA[0:2] 10,15

-CSA[0:3] — -CSA[0:3] 10,15

CKEA[0:3] — CKEA[0:3] 10,15

MAAA[0..13] — MAAA[0..13] 10,15

MODT_A[0..3] — MODT_A[0..3] 10,15

DDR TERMINATION CHANNEL A

DDR18V

EC162 1000u/D/6.3V/8C/30m

EC164 1000u/D/6.3V/8C/30m

DDRVTT

MODT_A0	R1629	39/4
MODT_A1	R1631	39/4
MODT_A2	R1633	39/4
MODT_A3	R1635	39/4
MAAA8	R1638	33/4
MAAA7	R1640	33/4
MAAA4	R1642	33/4
MAAA1	R1644	33/4
MAAA13	R1646	33/4
MAAA2	R1648	33/4
MAAA3	R1650	33/4
SBAA2	R1652	33/4
SBAA1	R1654	33/4
MAAA10	R1656	33/4
MAAA0	R1658	33/4
CKEA0	R1660	39/4
CKEA3	R1662	39/4
CKEA2	R1664	39/4
CKEA1	R1666	39/4
-CSA3	R1668	39/4
-CSA1	R1670	39/4
-CSA2	R1672	39/4
-CSA0	R1674	39/4
MAAA5	R1677	33/4
MAAA6	R1679	33/4
MAAA9	R1681	33/4
MAAA11	R1683	33/4
MAAA12	R1684	33/4
SBAA0	R1686	33/4

10,15 -SCASA
10,15 -SWEA
10,15 -SRASA

R1690 33/4
R1691 33/4
R1692 33/4

DDRVTT Decouple

DDRVTT

C1296	0.1u/4/Y5V/16V/Z
C1297	0.1u/4/Y5V/16V/Z
C1298	0.1u/4/Y5V/16V/Z
C1299	0.1u/4/Y5V/16V/Z
C1300	0.1u/4/Y5V/16V/Z
C1301	0.1u/4/Y5V/16V/Z

MODT_B[0..3] — MODT_B[0..3] 10,15

SBAB[0:2] — SBAB[0:2] 10,15

-CSB[0:3] — -CSB[0:3] 10,15

CKEB[0:3] — CKEB[0:3] 10,15

MAAB[0..13] — MAAB[0..13] 10,15

CHANNEL B

DDRVTT

MODT_B0	R1653	39/4
MODT_B1	R1655	39/4
MODT_B2	R1657	39/4
MODT_B3	R1659	39/4
MAAB1	R1630	33/4
MAAB2	R1632	33/4
MAAB4	R1634	33/4
MAAB3	R1636	33/4
MAAB5	R1637	33/4
MAAB6	R1639	33/4
MAAB13	R1641	33/4
MAAB8	R1643	33/4
MAAB7	R1645	33/4
MAAB9	R1647	33/4
MAAB11	R1649	33/4
MAAB12	R1651	33/4
SBAB1	R1661	33/4
SBAB0	R1663	33/4
MAAB10	R1665	33/4
MAAB0	R1667	33/4
CKEB0	R1669	39/4
CKEB1	R1671	39/4
CKEB3	R1673	39/4
CKEB2	R1675	39/4
-CSB3	R1676	39/4
-CSB2	R1678	39/4
-CSB1	R1680	39/4
-CSB0	R1682	39/4
SBAB2	R1685	33/4
	R1687	33/4
	R1688	33/4
	R1689	33/4

10,15 -SWEB
10,15 -SCASB
10,15 -SRASB

GIGABYTE

Title	DDRII TERMINATOR	
Size B	Document Number 8I915MD-G	Rev 1.0
Date: Thursday, August 18, 2005	Sheet 16 of 35	





DMI Connection Note
GMCH TX Pin Need Connect to ICH6 RX Pin
ICH6 TX Pin Need Connect to GMCH RX Pin





GIGABYTE

Title	ICH6-PCI, DMI, LAN, USB	
Size B	Document Number 8I915MD-G	Rev 1.0
Date: Thursday, August 18, 2005	Sheet 18 of 35	







GIGABYTE		
Title	CK410M/GBT_CLK GEN	
Size: Custom	Document Number: 8I915MD-G	Rev: 1.0
Date: Thursday, August 18, 2005	Sheet 21 of 35	



GIGABYTE

Title: PCI SLOT

Size: Custom | Document Number: 8I915MD-G | Rev: 1.0

Date: Thursday, August 18, 2005 | Sheet 22 of 35


RTS2- ==LOW CPU FAN 50%
==HIGH 100%
DTR2- ==LOW PUSH-PULL
==HIGH EOD
SOUT2 1 VID pins threshold voltage select: Vih / Vil : 2.0 / 0.8V
SOUT2 0 VID pins threshold voltage select: Vih / Vil : 0.8 / 0.4V
1.2V or 3.3V tolerance select.
1.2V OUTPUT 接 VTT_GMCH
3.3V OUTPUT 接3.3V
LPCPD#=VIDVCC
GBT
IT8712
IT8712F/IX/S
Case Open Circuits
CASE OPEN (N/A)
U79
74HC14/SO14
需調整
GIGABYTE
LPC I/O
8I915MD-G
Rev 1.0
Thursday, August 18, 2005
Sheet 23 of 35

TEMP. SENSE



VOLTAGE SENSE



CPU/SYS FAN



If use PBSS5240 1pcs : (non airflow)

CPUFAN_VCC=12V: Temp=40 deg
CPUFAN_VCC=11V: Temp=82 deg
CPUFAN_VCC=10V: Temp=70 deg
CPUFAN_VCC= 9V: Temp=110 deg
CPUFAN_VCC= 8V: Temp>200 deg

If use PBSS5240 1pcs : (with airflow)

CPUFAN_VCC=12V: Temp=33 deg
CPUFAN_VCC=11V: Temp=62 deg
CPUFAN_VCC=10V: Temp=86 deg
CPUFAN_VCC= 9V: Temp=117 deg
CPUFAN_VCC= 8V: Temp>122 deg





GIGABYTE

Title	HWM/FAN/CI/BIOS
Size: Custom	Document Number: 8I915MD-G
Rev	1.0
Date: Thursday, August 18, 2005	Sheet 24 of 35

KB/MS







For EMI





GIGABYTE		
Title: PS/2 KB & MS		
Size: B	Document Number: 8I915MD-G	Rev: 1.0
Date: Thursday, August 18, 2005	Sheet 25 of 35	

COMA/COMB



COMA



INTERNAL COMB



LPT



FLOPPY



GIGABYTE		
Title	COM, LPT, FDD	
Size B	Document Number 8I915MD-G	Rev 1.0
Date: Thursday, August 18, 2005	Sheet 26 of 35	

FRONT USB1

18 -USBP1 -USBP1
18 +USBP1 +USBP1

18 -USBP0 -USBP0
18 +USBP0 +USBP0

FUSEVCC1

BC137
0.1u/6/Y5V/25V/Z/X

F_USB1
-USBP0 +USBP0 -USBP1 +USBP1

PH/2*5K9/YELLOW

20:7.5:7.5:7.5:20

FRONT USB2

18 -USBP3 -USBP3
18 +USBP3 +USBP3

18 -USBP2 -USBP2
18 +USBP2 +USBP2

FUSEVCC1
R331 150K/6 -USBOC_F -USBOC_F 18
R332 270K/6

BC138
0.1u/6/Y5V/25V/Z/X

F_USB2
-USBP2 +USBP2 -USBP3 +USBP3

PH/2*5K9/YELLOW

VCC VCC3 **For EMI**
C1332 1n/4/X7R/50V/K

FUSEVCC1
EC34
1000u/D/6.3V/8C/30m/X

RING IN

D21
26 NRIA-
26 NRIB-
R335 75K/6
R336 8.2K/6
BAT54C/S/[10DK1-200054-12_10DK1-200054-13_10DK1-200054-14]

-RI -RI 19,24
Q25
MMBT2222A/SOT23/600mA/40
S0T23

IDE/SATA LED

D17
-IDEACTP -HDLED 33
LL4148/SOD80C/300mA

C195
180p/4/NPO/50V/J/X

VCC3
R554 1K/6
R553 1K/6
19 -SATALED
R670 8.2K/6

Q71
MMBT2222A/SOT23/600mA/40
S0T23

Q66
MMBT2222A/SOT23/600mA/40

FUSEVCC,GAMEVCC

RN139 0/8P4R/6/SHT/X

-RUSBP4 +RUSBP4 -USBP4 18 +USBP4 18
-RUSBP5 +RUSBP5 -USBP5 18 +USBP5 18

L19
OD6560T/X

USB
-RUSBP4 +RUSBP4 -RUSBP5 +RUSBP5

FUSEVCC
BC702
0.1u/6/Y5V/25V/Z

FOR EMI

USB/A/S/BLACK/GF/2/RA/D

160MILS

5VDUAL
80MILS F1 **80MILS**
BC201
0.1u/6/Y5V/25V/Z/X
PSR24251/D/O[11FP1-30250B-21_11FP1-30250B-04_11FP1-30250B-12]

REAR USB
FUSEVCC
BC200
0.1u/6/Y5V/25V/Z/X

FRONT USB
80MILS FUSEVCC1
5VDUAL **80MILS** F4
PSR24251/D/O[11FP1-30250B-21_11FP1-30250B-04_11FP1-30250B-12]
BC202
0.1u/6/Y5V/25V/Z/X

IDE

23 -IDERST -IDERST R323 33/6 -RST1
VCC3 R324 4.7K/6 PIORDY
R325 8.2K/6 IDEIRQ
R326 8.2K/6/X PDD7
R327 5.6K/6/X PDDREQ
R328 470/6 IDEPU0
R329 15K/6/X P66DET

19 PDD[0..15]

IDE1
-RST1 PDD7 PDD6 PDD5 PDD4 PDD3 PDD2 PDD1 PDD0
PDD8 PDD9 PDD10 PDD11 PDD12 PDD13 PDD14 PDD15
19 PDDREQ -PDIOW -PDIOR PIORDY -PDDACK IDEIRQ PDA1 PDA0 -PCS1 -IDEACTP
IDEPU0
PDA2 -PCS3
P66DET

C196
0.047u/4/Y5V/16V/Z

IDE/N/RED
IDE1

VCC
R1179 1K/6
-IDERST

Close to connector

PRIMARY IDE CONNECTOR

CH3

GIGABYTE

Title: FRONT/REAR USB CONNECTOR/IDE
Size: Custom
Document Number: 8I915MD-G
Rev: 1.0
Date: Thursday, August 18, 2005
Sheet 27 of 35



GIGABYTE

Title	AUDIO (ALC655)	
Size: Custom	Document Number: 8I915MD-G	Rev: 1.0
Date: Thursday, August 18, 2005	Sheet 28 of 35	

SUR_CEN

FOR SUPPORT 6 CHANNEL, SURROUND OUT

CENTER OUT,LOW FREQUENCY EFFECT OUT



LINE OUT



INTEL FRONT AUDIO

FOR EMI REQUEST

F_AUDIO JP/1*2/BLUE::[5-6]CLOSE

F_AUDIO JP/1*2/BLUE::[9-10]CLOSE





LINE IN(C)

LINE OUT(B)

MIC IN(A)

AUDIO PANEL

LINE-IN



CD IN



SPDIF_IO



MIC



AUX IN



GIGABYTE

Title: AUDIO OUTPUT

Size: Custom | Document Number: 8I915MD-G | Rev: 1.0

Date: Thursday, August 18, 2005 | Sheet 29 of 35

ATX POWER CONNECTOR



ATX-PW/2*12/C/2H/IVORY/GF/VA/[11NH4-020024-02_11NH4-020024-03]



ATX12V(G/F)/[11NH4-020004-71_11NH4-020004-72]



FWH BIOS



PH/1*2/BLACK/[11NH2-000102-03_11NH2-000102-01]/X

GIGABYTE		
Title: ATX POWER CONNECTOR		
Size: B	Document Number: 8I915MD-G	Rev: 1.0
Date: Thursday, August 18, 2005	Sheet 30 of 35	





RTL8100C		Yellow	Dual Color LED	
			Green	Orange
LINK	10Mb		ON	
	100Mb		ON	
ACTIVE	10Mb	Blink		
	100Mb	Blink		

RTL8110S		Yellow	Dual Color LED	
			Green	Orange
LINK/ SPEED	10Mb	ON		
	100Mb	ON	ON	
	1Gb	ON		ON
ACTIVE	10Mb	Blink		
	100Mb	Blink		
	1Gb	Blink		

	10/100 8100C	Giga 8110S	Giga 8110SB
AVDDH	N/A	3.3V	3.3V
V_12P	2.5V	N/A	3.3V
AVDDL	3.3V	2.5V	2.5V
V_DAC	N/A	2.5V	2.5V
DVDD1	2.5V	1.8V	1.2V
DVDD_A	2.5V	1.8V	1.2V

GIGABYTE

Title: LAN RTL8110S/8100C

Size: Custom | Document Number: 8I915MD-G | Rev: 1.0

Date: Thursday, August 18, 2005 | Sheet 32 of 35

INTEL FRONT PANEL

3 PIN POWER LED
LAYOUT PLACE CLOSE
TO F_PANEL



PROCESSOR HOT (N/A)

如果要用2N7002需注意OP output
Hi時的電壓是否遠大於2V。

asserted at 130 degree (RS2=720 ohm)
deasserted at 115 degree (RS2=1270 ohm)

KA393改爲LM358，電源pin改接+12V，Prochot#溫度需重新調整之。

RS2 CLOSE CPU VR MOSFET





States for green LED NO1 GPO22 only S1 PROGRAMMING LOW

LED States	ACPI States	GPO28
ON	S1,S3	0
OFF	S0,S5	1

(GPO22 DEFAULT HIGH, main power)

States for a single-color power LED

LED States	ACPI States	GPO25	GPO27	GPO24
OFF	S1,S3,S5	1	1	NO1
Steady Green	S0	1	1	1
Blinking Green	S0(message waiting)	1	B	1

LED States	ACPI States	GPO25	GPO27	GPO22
OFF	S5	1	1	X
Steady Green	S0	1	1	1
Blinking Green	S0(message waiting)	1	B	1
Steady Yellow	S1,S3	1	0	NO1
Blinking Yellow	S1,S3(message waiting)	1	B	NO1

GIGABYTE

Title: FRONT PANEL

Size: Custom | Document Number: 8I915MD-G | Rev: 1.0

Date: Thursday, August 18, 2005 | Sheet 33 of 35

INTEL ICH6 GPIO Implementation

紅字表示CPI/O 同PIN

GPI PIN

Pin Name	Pin Type	Power Well			GPIO Application
GPI[0]	Input	V5REF	-REQ[6]	(P.U VCC)	-REQ[6]
GPI[1]	Input	V5REF	-REQ[5]	(P.U VCC)	Reserved
GPI[5:2]	Input	V5REF	-PIRQ[H:E]	(P.U VCC)	PCI/LAN/NA/1394
GPI[6]	Input	VCC3	GPI[6]	(P.U VCC3)	-SLP_BTN
GPI[7]	Input	VCC3	GPI[7]	(NA)	DUALBIOS_INPUT
GPI[8]	Input	3VDUAL	GPI[8]	(P.U 3VDUAL)	-LANWAKE
GPI[10:9]	Input	3VDUAL	0C_4/5	(P.U 5VDUAL分壓)	-USBOC_R
GPI[11]	Input	3VDUAL	-SMBALERT	(P.U 3VDUAL)	-SMBALRT
GPI[12]	Input	VCC3	GPI[12]	(P.U VCC3)	ATX24_DET
GPI[13]	Input	3VDUAL	GPI[13]	(P.U 3VDUAL)	-LPCPME
GPI[15:14]	Input	3VDUAL	0C_6/7	(P.U 5VDUAL分壓)	-USBOC_R
GPO[16]	OUTPUT	VCC3	-GNT[6]	(integrated VCC3)	Reserved
GPO[17]	OUTPUT	VCC3	-GNT[5]	(integrated VCC3)	Reserved
GPO[18]	OUTPUT	VCC3	GPO[18]	(P.U VCC3)	LANRST-
GPO[19]	OUTPUT	VCC3	GPO[19]	(P.U VCC3)	DUAL_BIOS_OUTPUT
GPO[20]	OUTPUT	VCC3	GPO[20]	(P.U VCC3)	TBL-
GPO[21]	OUTPUT	VCC3	GPO[21]	(P.U VCC3)	DUAL_BIOS_OUTPUT
GPO[22]	Not Implemented		Not Implemented		Not Implemented
GPO[23]	OUTPUT	VCC3	GPO[23]	(P.U VCC3)	LANRST-
GPO[24]	IN/OUT	3VDUAL	GPO[24]	(NA)	GREEN_LED
GPO[25]	IN/OUT	3VDUAL	vcc_25vregulator	(NA)	Reserved
GPI[26]	Input	VCC3	SATA[0]GP	(P.U VCC3)	SATA[0]GP
GPIO[27]	IN/OUT	3VDUAL	GPIO[27]	(NA)	Reserved
GPIO[28]	IN/OUT	3VDUAL	GPO[28]	(NA)	PWD_LED
GPI[29]	Input	VCC3	SATA_1GP	(P.U VCC3)	SATA_1GP
GPI[30]	Input	VCC3	SATA_2GP	(P.U VCC3)	SATA_2GP
GPI[31]	Input	VCC3	SATA_3GP	(P.U VCC3)	SATA_3GP
GPIO[32]	IN/OUT	VCC3	GPO[32]	(NA)	FWP-
GPIO[33]	IN/OUT	VCC3	GPI[33]	(P.U VCC3)	-ACZ_DET
GPIO[34]	IN/OUT	VCC3	GPIO[34]	(P.U VCC3)	MB_ID0
GPI[40]	Input	V5REF	-REQ[4]	(P.U VCC)	-REQ[4]
GPI[41]	Input	VCC3	GPI[41]	(P.U VCC3)	MB_ID1
GPO[48]	OUTPUT	VCC3	-GNT[4]	(integrated VCC3)	Reserved
GPO[49]	OD O	V_CPU_IO	CPUPWROK	(P.U VTT_OR)	CPUPWROK
GP1O[35-39,42-47]	NOT IMPLEMENTED		NOT IMPLEMENTED		

GPO PIN

Pin Name	Pin Number	Power Well	Pin Type			GPIO Application

GIGABYTE

Title	GPIO TABLE	
Size: Custom	Document Number: 8I915MD-G	Rev: 1.0
Date: Thursday, August 18, 2005	Sheet 34 of 35	

ICH6 GPIO Table:

NAME	PWR LANE	USAGE	NAME	PWR LANE	USAGE
GPI0	V5REF	M/B ID (-REQ6)	GPI41	VCC3	M/B ID
GPI1	V5REF	-REQ5	GPO48	VCC3	-GNT4
GPI2	V5REF	-PIRQE	GPO49	V-CPUIO	CPUPWOK
GPI3	V5REF	-PIRQF			
GPI4	V5REF	-PIRQG			
GPI5	V5REF	-PIRQH			
GPI6	VCC3	-SLP_BTN			
GPI7	VCC3	DUAL BIOS			
GPI8	3VDAUL	-LANWAKE			
GPI9	3VDAUL	-USBOC4			
GPI10	3VDAUL	-USBOC5			
GPI11	3VDAUL	-SMBALT			
GPI12	VCC3	ATX_DET			
GPI13	3VDAUL	-LPCPME			
GPI14	3VDAUL	-USBOC6			
GPI15	3VDAUL	-USBOC7			
GPO16	VCC3	CPU OV1 (-GNT6)			
GPO17	VCC3	-GNT5			
GPO18	VCC3	CPU OV2			
GPO19	VCC3	DUAL BIOS			
GPO20	VCC3	BIOS T-BLOCK			
GPO21	VCC3	DUAL BIOS			
GPO23	VCC3	DDR OV0			
GPIO24	3VDAUL	GREEN LED			
GPIO25	3VDAUL	DDR OV1			
GPI26	VCC3	SATA_GP0			
GPIO27	3VDAUL	+PWRLED			
GPIO28	3VDAUL	-PWRLED			
GPI29	VCC3	SATA GP1			
GPI30	VCC3	SATA GP2			
GPI31	VCC3	SATA GP3			
GPIO32	VCC3	BIOS WP			
GPIO33	VCC3	AZALIA DET			
GPIO34	VCC3	M/B ID			
GPI40	V5REF	-REQ4			

PWROK/RESET Table:

ITE8712BHX PIN	NET NAME	TARGET
PIN62/-PCIRST1	-PCIE_RST	1. PCI-E * 1 Slot1 2. PCI-E * 1 Slot2 3. PCI-E * 1 Slot3 4. PCI-E * 16 Slot
PIN64/-PCIRST2	-PFMRST2	1. Onboard PCI Lan 2. Onboard 1394 Chip 3. OnBoard FWH
PIN65/-PCIRST3	-PFMRST1	1. Onboard PCI-E Lan 2. Onboard SATA Chip 3. GMCH
PIN115/-PCIRST4	-PFMRST_ -IDERST	Reserved For IDE
PIN63/PWROK1	PWROK1	1. GMCH 2. ICH6 3. 5VDUAL SWITCH 4. DPS CONTROL
PIN109/PWROK2	-THERM	1. ICH6

GIGABYTE THCHNOLOGIES , INC.

Title	GPIO/RESET TABLE	
Size: Custom	Document Number: 8I915MD-G	Rev: 1.0
Date: Thursday, August 18, 2005	Sheet 35 of 35	