

Winery CALPELLA N11M-GE Schematics

Mobile Arrandale

Intel Ixex Peak-M

2010-01-18

REV : X-build

DY : Nopop Component

UMA : Pop when schematic is UMA

DIS : Pop when schematic is DIS

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
Custom

Document Number

Vostro Calpella

Rev
X01

Date: Monday, January 18, 2010

Sheet 1 of 91

Winery CALPELLA Block Diagram

PCB LAYER

L1: Top
L2: VCC
L3: Signal
L4: Signal
L5: GND
L6: Bottom

Clock Generator
SLG8SP585

Intel CPU
Arrandale

Nvidia
M-GE(40nm)

100MHz/
2.5Gbps
PCIe x 16
Bandwidth
: 8GB

VRAM(gDDR3)
64Mbx16x4 (512MB)

HDMI 57

CRT

LCD

ardReader

**(8 in 1)SD/MMC
MS/MS Pro/xD**

Realtek
RTS5138

80Mbps

Intel
PCH

14 USB 2.0/1.1 ports
ETHERNET (10/100/1000Mb)
High Definition Audio
SATA ports (6)
PCIe ports (8)
LPC I/F
ACPI 1.1
PCI/PCI BRIDGE

Azalia
CODEC
OP AMP
IDT
92HD81

KBC
NUVOTON
NPCE781BA0DX 3

Flash ROM
256kB 62

**Touch
PAD** 68

Int.
KB 68

**Thermal
& Fan**
EMC2102 39, 58

Capacity Board

<Core Design>				
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title				
Size Custom		Block Diagram Vostro Calpella		
Document Number		Rev		X01
Date: Monday, January 18, 2010		Sheet 2 of 91		

CPU DC/DC
ISL62883 47, 48

INPUTS	OUTPUTS
+PWR_SRC	+VCC_CORE

SYSTEM DC/DC		46
TPS51125		

INPUTS	OUTPUTS
+PWR_SRC	+15V_ALW +3.3V_RTC_LDO +5V_ALW +3.3V_ALW

SYSTEM DC/DC		50
TPS51116		
INPUTS	OUTPUTS	

INPUTS	OUTPUTS
+PWR_SRC	+1.5V_SUS +0.75V_DDR_VTT +V_DDR_MCH_REF

SYSTEM DC/DC ADP3211	53
-------------------------	----

INPUTS	OUTPUTS
+PWR_SRC	+CPU_GFXCORE

SYSTEM DC/DC		86
TPS51218		

INPUTS	OUTPUTS
+PWR_SRC	+VCC_GFX_CORE

CHARGER
BQ24745

INPUTS	OUTPUTS
+DC_IN +PBATT	+PWR_SRC

SYSTEM DC/DC
TPS51218 49

INPUTS	OUTPUTS
+PWR_SRC	VTT_CORE

LDO	
APL5930	51

INPUTS	OUTPUTS
+3.3V_ALW	+1.8V_RUN

LDO	
RT9025	87



INPUTS	OUTPUTS
+3.3V_ALW	+1.8V_RUN_GPU

Project code : 91.4ES01.001


Part Number : 48.4ES11.0SB

PCB P/N : 09297


Revision : SA




PCH SMBus Block Diagram




KBC SMBus Block Diagram




Switchable Graphic SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



PCH Strapping

Calpella Schematic Checklist Rev.0_7

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode Note: Connect to ground with 4.7-kΩ weak pull-down resistor. CRB uses a 1 kΩ do not stuff resistor.
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#,GNT1#/GPIO51	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/GPIO53	Default - Internal pull-up. Low (0)= Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN#/GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1) : Flash Descriptor Security will be in effect.
HDA_SD0	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIE Routing

LANE1	Card reader
LANE2	MiniCard WLAN
LANE3	LAN
LANE4	MiniCard WWAN
LANE5	New Card

Processor Strapping

Calpella Schematic Checklist Rev.0_7

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Table of Content

Size

Document Number

Rev

Custom


Vostro Calpella

X01

Date: Monday, January 18, 2010


Sheet 6 of

91



VGA 27M	R706	R710
SS	DY	Mount
NON-SS	Mount	DY

FSC	0	1
SPEED	133MHz (Default)	100MHz





<Core Design>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **Clock Generator SLG8SP585**
 Size: Document Number Rev: **X01**
 Date: Monday, January 18, 2010 Sheet 7 of 91








PCI-Express Configuration Select	
CFG0	1:Single PEG 0:Bifurcation enabled



CFG3 - PCI-Express Static Lane Reversal	
CFG3	1:Normal Operation 0:Lane Numbers Reversed 15 -> 0, 14 -> 1, ...



CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port

Calpella Platform Design Guide Revision 1.6


4.8.3.1 LVDS Switching

Switchable GFX, just like integrated GFX only, to enable LVDS it is required that the OEM set the LDVS (L_DDC_DATA) strap to present (pulled up) and the eDP strap (CFG[4]) to disabled (not pulled down).


4.8.3.2 eDP Switching

eDP for Switchable GFX can only be driven out of Port D of PCH. To configure Port D for embedded DP it is required to set the DDPD_CTRLDATA strap high to 3.3V Core rail through 2.2 k Ω $\pm$ 5% resistor, LVDS (L_DDC_DATA) strap as no connect and the eDP strap CFG[4] as no connect.

Page 482, 486



CFG7(Reserved) - Temporarily used for early Clarksfield samples.	
CFG7	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor. Note: Only temporary for early CFD sample (PGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.



VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND.

+VCC_CORE

PROCESSOR CORE POWER

48A

CPU1F

6 OF 9

CLARKSFIELD

1.1V RAIL POWER

CPU CORE SUPPLY

POWER

SOIL

SENIT SENSE

CLARKUNIF

VTT0 AH14
VTT0 AH12
VTT0 AH11
VTT0 AH10
VTT0 H14
VTT0 H13
VTT0 H14
VTT0 H12
VTT0 G14
VTT0 G13
VTT0 G12
VTT0 G11
VTT0 F14
VTT0 F13
VTT0 F12
VTT0 F11
VTT0 E14
VTT0 E12
VTT0 D14
VTT0 D13
VTT0 D12
VTT0 D11
VTT0 C14
VTT0 C13
VTT0 C12
VTT0 B14
VTT0 B12
VTT0 A14
VTT0 A12
VTT0 A11

VTT0 AE10
VTT0 AC10
VTT0 AB10
VTT0 Y10
VTT0 W10
VTT0 U10
VTT0 T10
VTT0 J12
VTT0 J11
VTT0 J16
VTT0 J15

PSI# AN33 >>> PSI# [47]
CPU_VID0 AK35 >>> CPU_VID[6..0] [47]
CPU_VID1 AK33
CPU_VID2 AK34
CPU_VID3 AL35
CPU_VID4 AL33
CPU_VID5 AM33
CPU_VID6 AM35
PROC_DPRSLPVR AM34 >>> PM_DPRSLPVR [47]

VTT_SELECT G15 TP_H_VTTVID1 1 TP1203 TPAD14-GP

ISENSE AN35 <<< IMVP_IMON [47]

VCC_SENSE AJ34 VCC
VSS_SENSE AJ35 VSS

VTT_SENSE B15 <<< VTT_SENSE [49]
VSS_SENSE_VTT A15 TP_VSS_SENSE_VTT 1 TP1202 TPAD14-GP

C1216 SC10UB03V5MX-1GP
C1201 SC10UB03V5MX-1GP
C1217 SC22UB03V5MX-2GP
C1218 SC10UB03V5MX-1GP
C1203 SC22UB03V5MX-2GP
C1204 SC10UB03V5MX-1GP
C1205 SC10UB03V5MX-1GP

C1211 SC10UB03V5MX-1GP
C1221 SC10UB03V5MX-1GP
C1222 SC10UB03V5MX-1GP

C1233 SC10UB03V5MX-1GP
C1234 SC10UB03V5MX-1GP



The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.

+VCC_CORE
R1201 100R2F-L1-GP-U
R1204 100R2F-L1-GP-U

<Core Design>



Title			
CPU (VCC CORE)			
Size	Document Number		Rev
	Vostro Calpella		X01
Date:	Monday, January 18, 2010	Sheet 12 of	91



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VSS)

Size Document Number

Vostro Calpella

Rev

X01

Date: Monday, January 18, 2010

Sheet 14 of 91

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Date: Monday, January 18, 2010

Document Number

Vostro Calpella

Sheet 15 of 91

Rev

X01

Reserved

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Date: Monday, January 18, 2010

Document Number

Vostro Calpella

Sheet 16 of 91

Rev

X01

Reserved

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
Custom

Document Number
Vostro Calpella

Rev
X01

Date: Monday, January 18, 2010Sheet 17 of 91




[10] M_A_DQS#[7..0] << >> _____

[10] M_A_DQ[63..0] << >> _____

[10] M_A_DM[7..0] << >> _____

[10] M_A_DQS[7..0] << >> _____


[10] M_A_A[15..0] << >> _____




The image contains two circuit diagrams, labeled (a) and (b), showing the connection of capacitors C1810 and C1817 to the +V_DDR_REF pin. In both diagrams, the capacitor is connected to the pin and the diode is connected to ground. The diodes are labeled C1809 and C1805 respectively.

(a) Circuit diagram for C1810 and C1809. The capacitor C1810 (SCD1U16V2KX-3GP) is connected to the +V_DDR_REF pin. The diode C1809 (SC2D2U10V3KX-1GP) is connected to ground.

(b) Circuit diagram for C1817 and C1805. The capacitor C1817 (SCD1U16V2KX-3GP) is connected to the +V_DDR_REF pin. The diode C1805 (SC2D2U10V3KX-1GP) is connected to ground.





SMBUS address:A0




SSID = MEMORY

[10] M_B_DQS# [7..0] <<>>
[10] M_B_DQ [63..0] <<>>
[10] M_B_DM [7..0] <<>>
[10] M_B_DQS# [7..0] <<>>
[10] M_B_A [15..0] <<>>




425302_425302_Calpella_S3PowerReduction_WhitePape
Revision 0.7



[10] M_ODT2 >>> M_ODT2
[10] M_ODT3 >>> M_ODT3





[9..18] DDR3_DRAMRST# >>>
+0.75V_DDR_VTT

M_B A0	98	A0	NP1	NP1
M_B A1	97	A1	NP2	NP2
M_B A2	96	A2	RAS#	110
M_B A3	95	A3	WE#	113
M_B A4	92	A4	CAS#	115
M_B A5	91	A5	CS0#	114
M_B A6	90	A6	CS1#	121
M_B A7	89	A7	CKE0	73
M_B A8	88	A8	CKE1	74
M_B A9	85	A9	CK0	101
M_B A10	107	A10/AP	CK0#	103
M_B A11	84	A11	CK1	102
M_B A12	83	A12	CK1#	104
M_B A13	119	A13	DM0	11
M_B A14	80	A14	DM1	28
M_B A15	78	A15	DM2	46
M_B BS2	79	A16/BA2	DM3	63
M_B BS0	109	BA0	DM4	136
M_B BS1	108	BA1	DM5	153
M_B DQ0	5	DQ0	DM6	170
M_B DQ1	15	DQ1	DM7	187
M_B DQ2	17	DQ2	SDA	200
M_B DQ3	17	DQ3	SCL	202
M_B DQ4	4	DQ4	EVENT#	198
M_B DQ5	6	DQ5	VDDSPD	199
M_B DQ6	16	DQ6	SA0	197
M_B DQ7	18	DQ7	SA1	201
M_B DQ8	21	DQ8	NC#1	77
M_B DQ9	23	DQ9	NC#2	122
M_B DQ10	33	DQ10	NC#/TEST	125
M_B DQ11	35	DQ11	VDD1	75
M_B DQ12	22	DQ12	VDD2	76
M_B DQ13	24	DQ13	VDD3	81
M_B DQ14	34	DQ14	VDD4	82
M_B DQ15	36	DQ15	VDD5	87
M_B DQ16	39	DQ16	VDD6	88
M_B DQ17	41	DQ17	VDD7	93
M_B DQ18	51	DQ18	VDD8	94
M_B DQ19	53	DQ19	VDD9	99
M_B DQ20	40	DQ20	VDD10	100
M_B DQ21	42	DQ21	VDD11	105
M_B DQ22	50	DQ22	VDD12	106
M_B DQ23	52	DQ23	VDD13	111
M_B DQ24	57	DQ24	VDD14	112
M_B DQ25	59	DQ25	VDD15	117
M_B DQ26	67	DQ26	VDD16	118
M_B DQ27	69	DQ27	VDD17	123
M_B DQ28	56	DQ28	VDD18	124
M_B DQ29	58	DQ29	VSS	2
M_B DQ30	68	DQ30	VSS	3
M_B DQ31	70	DQ31	VSS	8
M_B DQ32	129	DQ32	VSS	9
M_B DQ33	131	DQ33	VSS	13
M_B DQ34	141	DQ34	VSS	14
M_B DQ35	143	DQ35	VSS	19
M_B DQ36	130	DQ36	VSS	20
M_B DQ37	132	DQ37	VSS	25
M_B DQ38	142	DQ38	VSS	26
M_B DQ39	144	DQ39	VSS	31
M_B DQ40	147	DQ40	VSS	32
M_B DQ41	149	DQ41	VSS	37
M_B DQ42	157	DQ42	VSS	38
M_B DQ43	159	DQ43	VSS	43
M_B DQ44	146	DQ44	VSS	44
M_B DQ45	148	DQ45	VSS	48
M_B DQ46	158	DQ46	VSS	49
M_B DQ47	160	DQ47	VSS	54
M_B DQ48	163	DQ48	VSS	55
M_B DQ49	165	DQ49	VSS	60
M_B DQ50	175	DQ50	VSS	61
M_B DQ51	177	DQ51	VSS	65
M_B DQ52	164	DQ52	VSS	66
M_B DQ53	166	DQ53	VSS	71
M_B DQ54	174	DQ54	VSS	72
M_B DQ55	176	DQ55	VSS	127
M_B DQ56	181	DQ56	VSS	128
M_B DQ57	183	DQ57	VSS	133
M_B DQ58	191	DQ58	VSS	134
M_B DQ59	193	DQ59	VSS	138
M_B DQ60	180	DQ60	VSS	139
M_B DQ61	182	DQ61	VSS	144
M_B DQ62	192	DQ62	VSS	145
M_B DQ63	194	DQ63	VSS	150
M_B DQS#0	10	DQS0#	VSS	151
M_B DQS#1	21	DQS1#	VSS	155
M_B DQS#2	45	DQS2#	VSS	156
M_B DQS#3	62	DQS3#	VSS	161
M_B DQS#4	135	DQS4#	VSS	162
M_B DQS#5	152	DQS5#	VSS	167
M_B DQS#6	169	DQS6#	VSS	168
M_B DQS#7	186	DQS7#	VSS	172
M_B DQS0	12	DQS0	VSS	173
M_B DQS1	29	DQS1	VSS	178
M_B DQS2	47	DQS2	VSS	179
M_B DQS3	64	DQS3	VSS	184
M_B DQS4	137	DQS4	VSS	185
M_B DQS5	154	DQS5	VSS	189
M_B DQS6	171	DQS6	VSS	190
M_B DQS7	188	DQS7	VSS	195
M_B DQS#0	10	DQS0#	VSS	196
M_B DQS#1	21	DQS1#	VSS	205
M_B DQS#2	45	DQS2#	VSS	206
M_B DQS#3	62	DQS3#	VSS	
M_B DQS#4	135	DQS4#	VSS	
M_B DQS#5	152	DQS5#	VSS	
M_B DQS#6	169	DQS6#	VSS	
M_B DQS#7	186	DQS7#	VSS	
M_B DQS0	12	DQS0	VSS	
M_B DQS1	29	DQS1	VSS	
M_B DQS2	47	DQS2	VSS	
M_B DQS3	64	DQS3	VSS	
M_B DQS4	137	DQS4	VSS	
M_B DQS5	154	DQS5	VSS	
M_B DQS6	171	DQS6	VSS	
M_B DQS7	188	DQS7	VSS	
M_B DQS#0	10	DQS0#	VSS	
M_B DQS#1	21	DQS1#	VSS	
M_B DQS#2	45	DQS2#	VSS	
M_B DQS#3	62	DQS3#	VSS	
M_B DQS#4	135	DQS4#	VSS	
M_B DQS#5	152	DQS5#	VSS	
M_B DQS#6	169	DQS6#	VSS	
M_B DQS#7	186	DQS7#	VSS	
M_B DQS0	12	DQS0	VSS	
M_B DQS1	29	DQS1	VSS	
M_B DQS2	47	DQS2	VSS	
M_B DQS3	64	DQS3	VSS	
M_B DQS4	137	DQS4	VSS	
M_B DQS5	154	DQS5	VSS	
M_B DQS6	171	DQS6	VSS	
M_B DQS7	188	DQS7	VSS	
M_B DQS#0	10	DQS0#	VSS	
M_B DQS#1	21	DQS1#	VSS	
M_B DQS#2	45	DQS2#	VSS	
M_B DQS#3	62	DQS3#	VSS	
M_B DQS#4	135	DQS4#	VSS	
M_B DQS#5	152	DQS5#	VSS	
M_B DQS#6	169	DQS6#	VSS	
M_B DQS#7	186	DQS7#	VSS	
M_B DQS0	12	DQS0	VSS	
M_B DQS1	29	DQS1	VSS	
M_B DQS2	47	DQS2	VSS	
M_B DQS3	64	DQS3	VSS	
M_B DQS4	137	DQS4	VSS	
M_B DQS5	154	DQS5	VSS	
M_B DQS6	171	DQS6	VSS	
M_B DQS7	188	DQS7	VSS	
M_B DQS#0	10	DQS0#	VSS	
M_B DQS#1	21	DQS1#	VSS	
M_B DQS#2	45	DQS2#	VSS	
M_B DQS#3	62	DQS3#	VSS	
M_B DQS#4	135	DQS4#	VSS	
M_B DQS#5	152	DQS5#	VSS	
M_B DQS#6	169	DQS6#	VSS	
M_B DQS#7	186	DQS7#	VSS	
M_B DQS0	12	DQS0	VSS	
M_B DQS1	29	DQS1	VSS	
M_B DQS2	47	DQS2	VSS	
M_B DQS3	64	DQS3	VSS	
M_B DQS4	137	DQS4	VSS	
M_B DQS5	154	DQS5	VSS	
M_B DQS6	171	DQS6	VSS	
M_B DQS7	188	DQS7	VSS	
M_B DQS#0	10	DQS0#	VSS	
M_B DQS#1	21	DQS1#	VSS	
M_B DQS#2	45	DQS2#	VSS	
M_B DQS#3	62	DQS3#	VSS	
M_B DQS#4	135	DQS4#	VSS	
M_B DQS#5	152	DQS5#	VSS	
M_B DQS#6	169	DQS6#	VSS	
M_B DQS#7	186	DQS7#	VSS	
M_B DQS0	12	DQS0	VSS	
M_B DQS1	29	DQS1	VSS	
M_B DQS2	47	DQS2	VSS	
M_B DQS3	64	DQS3	VSS	
M_B DQS4	137	DQS4	VSS	
M_B DQS5	154	DQS5	VSS	
M_B DQS6	171	DQS6	VSS	
M_B DQS7	188	DQS7	VSS	
M_B DQS#0	10	DQS0#	VSS	
M_B DQS#1	21	DQS1#	VSS	
M_B DQS#2	45	DQS2#	VSS	
M_B DQS#3	62	DQS3#	VSS	
M_B DQS#4	135	DQS4#	VSS	
M_B DQS#5	152	DQS5#	VSS	
M_B DQS#6	169	DQS6#	VSS	
M_B DQS#7	186	DQS7#	VSS	
M_B DQS0	12	DQS0	VSS	
M_B DQS1	29	DQS1	VSS	
M_B DQS2	47	DQS2	VSS	
M_B DQS3	64	DQS3	VSS	
M_B DQS4	137	DQS4	VSS	
M_B DQS5	154	DQS5	VSS	
M_B DQS6	171	DQS6	VSS	
M_B DQS7	188	DQS7	VSS	
M_B DQS#0	10	DQS0#	VSS	
M_B DQS#1	21	DQS1#	VSS	
M_B DQS#2	45	DQS2#	VSS	
M_B DQS#3	62	DQS3#	VSS	
M_B DQS#4	135	DQS4#	VSS	
M_B DQS#5	152	DQS5#	VSS	
M_B DQS#6	169	DQS6#	VSS	
M_B DQS#7	186	DQS7#	VSS	
M_B DQS0	12	DQS0	VSS	
M_B DQS1	29	DQS1	VSS	
M_B DQS2	47	DQS2	VSS	
M_B DQS3	64	DQS3	VSS	
M_B DQS4	137	DQS4	VSS	
M_B DQS5	154	DQS5	VSS	
M_B DQS6	171	DQS6	VSS	
M_B DQS7	188	DQS7	VSS	
M_B DQS#0	10	DQS0#	VSS	
M_B DQS#1	21	DQS1#	VSS	
M_B DQS#2	45	DQS2#	VSS	
M_B DQS#3	62	DQS3#	VSS	
M_B DQS#4	135	DQS4#	VSS	
M_B DQS#5	152	DQS5#	VSS	
M_B DQS#6	169	DQS6#	VSS	
M_B DQS#7	186	DQS7#	VSS	
M_B DQS0	12	DQS0	VSS	
M_B DQS1	29	DQS1	VSS	
M_B DQS2	47	DQS2	VSS	
M_B DQS3	64	DQS3	VSS	
M_B DQS4	137	DQS4	VSS	
M_B DQS5	154	DQS5	VSS	
M_B DQS6	171	DQS6	VSS	
M_B DQS7	188	DQS7	VSS	
M_B DQS#0	10	DQS0#	VSS	
M_B DQS#1	21	DQS1#	VSS	
M_B DQS#2	45	DQS2#	VSS	
M_B DQS#3	62	DQS3#	VSS	
M_B DQS#4	135	DQS4#	VSS	
M_B DQS#5	152	DQS5#	VSS	
M_B DQS#6	169	DQS6#	VSS	
M_B DQS#7	186	DQS7#	VSS	
M_B DQS0	12	DQS0	VSS	
M_B DQS1	29	DQS1	VSS	
M_B DQS2	47	DQS2	VSS	
M_B DQS3	64	DQS3	VSS	
M_B DQS4	137	DQS4	VSS	
M_B DQS5	154	DQS5	VSS	
M_B DQS6	171	DQS6	VSS	
M_B DQS7	188	DQS7	VSS	
M_B DQS#0	10	DQS0#	VSS	
M_B DQS#1	21	DQS1#	VSS	
M_B DQS#2	45	DQS2#	VSS	
M_B DQS#3	62	DQS3#	VSS	
M_B DQS#4	135	DQS4#	VSS	
M_B DQS#5	152	DQS5#	VSS	
M_B DQS#6	169	DQS6#	VSS	
M_B DQS#7	186	DQS7#	VSS	
M_B DQS0	12	DQS0	VSS	
M_B DQS1	29	DQS1	VSS	
M_B DQS2	47	DQS2	VSS	
M_B DQS3	64	DQS3	VSS	
M_B DQS4	137	DQS4	VSS	
M_B DQS5	154	DQS5	VSS	
M_B DQS6	171	DQS6	VSS	
M_B DQS7	188	DQS7	VSS	
M_B DQS#0	10	DQS0#	VSS	
M_B DQS#1	21	DQS1#	VSS	
M_B DQS#2	45	DQS2#	VSS	
M_B DQS#3	62	DQS3#	VSS	
M_B DQS#4	135	DQS4#	VSS	
M_B DQS#5	152	DQS5#	VSS	
M_B DQS#6	169	DQS6#	VSS	
M_B DQS#7	186	DQS7#	VSS	
M_B DQS0	12	DQS0	VSS	
M_B DQS1	29	DQS1	VSS	
M_B DQS2	47	DQS2	VSS	
M_B DQS3	64	DQS3	VSS	
M_B DQS4	137	DQS4	VSS	
M_B DQS5	154	DQS5	VSS	
M_B DQS6	171	DQS6	VSS	
M_B DQS7	188	DQS7	VSS	
M_B DQS#0	10	DQS0#	VSS	
M_B DQS#1	21	DQS1#	VSS	
M_B DQS#2	45	DQS2#	VSS	
M_B DQS#3	62	DQS3#	VSS	
M_B DQS#4	135	DQS4#	VSS	
M_B DQS#5	152	DQS5#	VSS	
M_B DQS#6	169	DQS6#	VSS	
M_B DQS#7	186	DQS7#	VSS	
M_B DQS0	12	DQS0	VSS	
M_B DQS1	29	DQS1	VSS	
M_B DQS2	47	DQS2	VSS	
M_B DQS3	64	DQS3	VSS	
M_B DQS4	137	DQS4	VSS	
M_B DQS5	154	DQS5	VSS	
M_B DQS6	171	DQS6	VSS	
M_B DQS7	188	DQS7	VSS	




DW
10/19 Changed
1.Changed EDID_SELECT# pin from PCH_GPIO66 to PCH_GPIO5 for fixed glitch

BOOT BIOS Strap		
PCI_GNT#0	PCI_GNT#1	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	PCI
1	1	SPI(Default)




USB	
Pair	Device
0	USB1
1	WLAN
2	USB2
3	USB3
4	USB for ESATA
5	WWAN
6	RESERVED (Not available for HM55)
7	RESERVED (Not available for HM55)
8	BIUETOOTH
9	Touch Panel
10	CAMERA
11	Biometric
12	New Card
13	CardReader

A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default




Reserve by pass cap near the U2001,For EMI



Calpella Platform Design Guide Revision 1.6

Table 111. Overcurrent Pin Example Configuration

These OC7# pins are not used for USB overcurrent protection and should be configured as GPIOs. The unused USB ports can be left as no connect.



<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


File

PCH (PCI/USB/NVRAM)

Size Document Number Rev

Vostro Calpella X01


Date: Monday, January 18, 2010 Sheet 21 of 91






(Not available for HM55)

(Not available for HM55)

PCIECLKRQ[0,3,4,5,6,7]# should have a 10K pull-up to +3.3V_ALW.
 PCIECLKRQ[1,2] should have a 10K pull-up to +3.3_RUN




DW
 12/10 Item 3
 Reserve 0402 00hm resistors
 , For RF Team to try solve PCIE noise



Display Clock Integration

	C2313	C2307	X2301	R2380
Normal	0R2J-2-GP	DY	DY	DY
dale DCI	SC18P	SC18P	25MHZ	1MR

DW
 10/15 Item 6



<Core Design>

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title **PCH (PCI-E/SMBUS/CLOCK/CL)**









Size Document Number


Date: Monday, January 18, 2010


Rev **X01**



Sheet 23 of 91

Vostro Calpella









<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (VSS)**

Size	Document Number	Rev
		X01

Date: Monday, January 18, 2010 Sheet 28 of 91

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
Custom

Document Number
Vostro Calpella

Rev
X01

Date: Monday, January 18, 2010

Sheet 29 of 91

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
Custom

Document Number
Vostro Calpella

Rev
X01

Date: Monday, January 18, 2010

Sheet 30 of 91

(Reserve)

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserve)

Size	Document Number	Rev
Custom	Vostro Calpella	X01

Date: Monday, January 18, 2010	Sheet 31 of 91
--------------------------------	----------------

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserve

Size
A3

Document Number
Vostro Calpella

Rev
X01

Date: Monday, January 18, 2010Sheet 32 of 91

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserve)

Size	Document Number	Rev
Custom	Vostro Calpella	X01

Date: Monday, January 18, 2010	Sheet 33 of 91
--------------------------------	----------------

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
Custom

Document Number
Vostro Calpella

Rev
X01

Date: Monday, January 18, 2010

Sheet 34 of 91

(Reserve)

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserve)

Size
A3

Document Number
Vostro Calpella

Date: Monday, January 18, 2010

Rev
X01

Sheet 35 of 91

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


(Reserve)

Size
A3

Document Number
Vostro Calpella

Rev
X01

Date: Monday, January 18, 2010Sheet 36 of 91




(Blank)

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserve)			
Size Custom	Document Number Vostro Calpella		Rev X01
Date: Monday, January 18, 2010		Sheet 38 of 91	1

SSID = Thermal

1. WWAN




2. GPU Sensor



3. CPU Sensor



Layout notice:
Both VGA_THERMDA and THERMDC routing
10 mil trace width and 10 mil spacing.



3. HW T8 sensor (CPU)

GND = Fan is OFF
OPEN = Fan is at 60% full-scale
+3.3V = Fan is at 75% full-scale

32K suspend clock output




<Core Design>

DELL		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title	Thermal/Fan Controllor EMC2102		
Size	Document Number	Rev	X01
Custom	Vostro Calpella		
Date: Monday, January 18, 2010	Sheet 39	of	91

SSID = User.Interface

Free Fall Sensor

- Note
- no via, trace, under the sensor (keep out area around 2mm)
 - stay away from the screw hole or metal shield soldering joints
 - design PCB pad based on our sensor LGA pad size (add 0.1mm)
 - solder stencil opening to 90% of the PCB pad size
 - mount the sensor near the center of mass of the NB as possible as you can



- Note
- (1) Keep all signals are the same trace width. (included VDD, GND).
 - (2) No VIA under IC bottom.

<Core Design>

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserve)

Size
Custom

Document Number
Vostro Calpella

Rev
X01

Date: Monday, January 18, 2010

Sheet 41 of 91

1




SSID = Reset.Suspend

+1.5V_RUN:



Peak current: 4650 mA

Design current: 3255 mA


DW
10/26 Item 3




Calpella Platform S3 Power Reduction Platform
S3 Power Reduction CRB Implementation
Design Details
Revision 0.1



DW
12/08 Item 1



<Core Design>



(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserve)

Size A3	Document Number Vostro Calpella	Rev X01
------------	---	-------------------

Date: Monday, January 18, 2010	Sheet 44 of 91
--------------------------------	----------------

(Blank)

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserve)

Size	Document Number	Rev
Custom	Vostro Calpella	X01


Date: Monday, January 18, 2010	Sheet 45 of 91
--------------------------------	----------------




I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 3.3UH PCMB104T-3R3MS Cyntec 11.8mohm Isat =16Arms 68.3R310.20C
O/P cap: 220U 6.3V PSLV0J227M(25) 25mohm 2.236Arms NEC_TOKIN/77.C2271.00L
O/P cap: 100U 6.3V TEPSLB20J107M(45)8R 45mohm 1.374Arms NEC_TOKIN/77.C1071.081
H/S: FDS5884 S0-8/ 23mohm/30mohm@4.5Vgs/ 84.08884.037
L/S: FDS5690AS S0-8/ 12mohm/15mohm@4.5Vgs/ 84.06690.E37

TONSEL	CH1	CH2	SKIPSEL	VREG3 or VREG5	VREF(2V)	GND
GND	200KHz	265KHz	Operating Mode	00A Auto Skip	Auto Skip	PWM only
VREF	245KHz	305KHz				
VREG3	300KHz	375KHz				
VREG5	365KHz	460KHz				

EN0	Open	820kΩ to GND	GND
Operating Mode	enable both LDOs, VCLK on and ready to turn on switcher channels	enable both LDOs, VCLK off and ready to turn on switcher channels	disable all circuit






<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title ISL62883_CPU_CORE_2/2	
Size	Document Number	Rev	
Custom	DW Calpella	X01	
Date: Monday, January 18, 2010	Sheet 48	of	91


TPS51218 for +1.05V_VTT



<Core Design>


```
SSID = PWR.Plane.Regulator_1p8v
```

APL5930 for +1.8V_RUN


$$V_{out} = 0.8V * (R1 + R2) / R2$$

2009/07/08

DIS(Arrandale)
Design Current = 1605 mA

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

[illegible]

APL5930 +1.8V RUN

Size

Document Number	
-----------------	--

Custom

storm

Date: Monday, January 18, 2010

Sheet 51 of 91

Rev	
-----	--

X01

Sheet 51 of 91

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

(Reserve)

Size	Document Number	Rev
Custom	Vostro Calpella	X01

Date: Monday, January 18, 2010	Sheet 52 of 91
--------------------------------	----------------

SSID = CPU.GFX.Regulator




<Core Design>

SSID = VIDEO


Close PCH

Close GPU




UMA/DIS LVDS DDC CLK/DAT select circuit


H=>B1 -iGPU PCH (UMA)
L=>B0 -dGPU GPU (DIS)




LVDS CONNECTOR



UMA/DIS LVDS PWM select circuit




H=>B1 -iGPU PCH (UMA)
L=>B0 -dGPU GPU (DIS)



20.F1555.030

SSID = Inverter



INVERTER POWER



69.50007.A41
2ND : 69.50007.A31

SSID = VIDEO

LCD POWER






H=>B1 -iGPU PCH (UMA)
L=>B0 -dGPU GPU (DIS)

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Title	LCD/Inverter Connector		
Size	Document Number	Rev	
Custom	Vostro Calpella		X01
Date:	Monday, January 18, 2010	Sheet	54 of 91

SSID = VIDEO0





Layout Note:

- *Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
- * RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.



H=>B1 -iGPU PCH (UMA)
L=>B0 -dGPU GPU (DIS)



(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title



(Reserve)

Size	Document Number	Rev
Custom	Vostro Calpella	X01

Date: Monday, January 18, 2010	Sheet 56 of 91
--------------------------------	----------------


UMA/DIS HDMI signal select circuit

Place near connector





Close to PCH

UMA HDMI level shift circuit




PC0	PC1	EQ
0	0	8db
0	1	4db
1	0	12db
1	1	0db

jitter elimination control




Place near connector




Close HDMI Connect


HDMI level shift circuit



UMA/DIS HDMI Detection select circuit




UMA/DIS HDMI DDC CLK/DAT select circuit



H=>B1 -iGPU PCH (UMA)
L=>B0 -dGPU GPU (DIS)

SSID = Thermal

Fan Connector




<Core Design>


SSID = SATA

SSID = SATA


ODD Connector




SATA HDD Connector



Close to CONN
5V power pin



Close to CONN
3.3V power pin



(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
Custom

Document Number
Vostro Calpella

Rev
X01

Date: Monday, January 18, 2010

Sheet 60 of 91

(Reserve)

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


(Reserve)

Size	Document Number	Rev
Custom	Vostro Calpella	X01


Date: Monday, January 18, 2010	Sheet 61 of 91
--------------------------------	----------------

SSID = Flash.ROM

SPI FLASH ROM (256K bytes) for KBC




SPI FLASH ROM (4M bytes) for PCH



SSID = RBATT

RTC Connector






<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			EEPROM/RTC Connector	
Size	Document Number			Rev
A3	Vostro Calpella			X01
Date:	Monday, January 18, 2010	Sheet	62	of 91

USB Power



AFTP6308	1	+5V_USB2
AFTP6309	1	ESATA_USB_D-
AFTP6302	1	ESATA_USB_D+

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
USB /ESATA Port			
Size	Document Number		Rev
Custom	Vostro Calpella		X01
Date: Monday, January 18, 2010		Sheet 63 of	91

SSID = Wireless

Mini Card Connector(802.11a/b/g/n)



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

MINICARD(WLAN)/ITP CONN

Size

Document Number

Rev

A3

Vostro Calpella

X01

Date: Monday, January 18, 2010


Sheet 64

of 91



SSID = Wireless

Mini Card Connector(WWAN)

Place near MINI Card CONN



Place near Pin 24



62.10043.841

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

WWAN Connector

Size
A3

Document Number

Vostro Calpella

Rev

X01

Date: Monday, January 18, 2010


Sheet 65 of 91

For LED & Capacity board:

LED Type	Color	Power rail
SCRL LED	White	ALW
CAP LED	White	ALW
NUM LED	White	ALW
PWR BTN LED	White	ALW
SATA ACT LED1	White	RUN
BT ACT LED	White	RUN
WLAN WWAN WIMAX LED	White	RUN

PWR BTN LED

For LED & Capacity board




SCRLK LED

For LED & Capacity board:



CAPS LED



NUM LED



Remove BJT to daughter board

Bluetooth LED

For LED & Capacity board:




For IO board

LED Type	Color	Power rail
PWR LED2	White(Multi-color)	ALW
BATTERY LED2	Amber(Multi-color)	ALW
	White(Multi-color)	ALW


WLAN WWAN WIMAX LED

DW
18/22 Item 28




For LED&Capacity board:

HD LED




Battery & Power LED


DW
12/08 Item 5



For IO board



For IO board



For IO board

<Core Design>

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
Custom

Document Number
Vostro Calpella

Rev
X01


Date: Monday, January 18, 2010

Sheet 67 of 91


(Reserve)

SSID = KBC

Internal KeyBoard Connector




KB Backlight CONN




SSID = Touch.Pad

TouchPad Connector




<Core Design>

Hall Sensor Connector



GOLDEN FINGER FOR DEBUG BOARD



(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

Custom

Document Number

Vostro Calpella

Rev

X01

Date: Monday, January 18, 2010

Sheet 71 of 91

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title



(Reserve)

Size	Document Number	Rev
Custom	Vostro Calpella	X01


Date: Monday, January 18, 2010	Sheet 72 of 91
--------------------------------	----------------

SSID = User.Interface

Camera Connector



AFTP7303 1 AUD_DMIC_IN0_R
AFTP7304 1 +3.3V_CAMERA
AFTP7305 1 CAMERA_USB1-
AFTP7306 1 CAMERA_USB1+



DW
01/06 Item 1
1.co-layout should not be allowed in X-build


DW
01/18 Item 1

DW
12/08 Item 5

<Core Design>

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Camera CONN			
Size A3	Document Number Vostro Montevina Discrete	Rev X01	
Date: Monday, January 18, 2010	Sheet 73 of 91		


UMA/DIS LVDS signal select circuit




FUNCTION TABLE

SEL	FUNCTION	OUTPUT
L	TMDSn+ = ATMDSn+ TMDSn- = ATMDSn- TMDSCLK+ = ATMDSCLK+ TMDSCLK- = ATMDSCLK- BTMDSn+ = High Impedance BTMDSn- = High Impedance BTMDSCLK+ = High Impedance BTMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-
H	TMDSn+ = BTMDSn+ TMDSn- = BTMDSn- TMDSCLK+ = BTMDSCLK+ TMDSCLK- = BTMDSCLK- ATMDSn+ = High Impedance ATMDSn- = High Impedance ATMDSCLK+ = High Impedance ATMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-


UMA LVDS signal circuit



UMA/DIS CRT Hsync/Vsync select circuit



UMA/DIS CRT signal select circuit



$\bar{E}$	S	YA	YB	YC	YD	Function
H	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Disable
L	L	IA0	IB0	IC0	ID0	S = 0
L	H	IA1	IB1	IC1	ID1	S = 1

<Core Design>

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Swith-1			
Size	Document Number	Rev	
Custom	Vostro Calpella	X01	
Date: Monday, January 18, 2010	Sheet 74	of 91	

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Vostro Calpella


Date: Monday, January 18, 2010

Rev
X01


Sheet 75 of 91

Reserve


DC_IN board CON



TPM board CON




Place near CON1




<Core Design>

SSID = User.Interface

Audio board CON




Place near CON4




AFTP7710	1	+5V_RUN
AFTP7706	1	+3.3V_RUN
AFTP7709	1	WIRELESS_ON#OFF
AFTP7702	1	WLAN_ACT
AFTP7703	1	BLUETOOTH_EN
AFTP7704	1	BT_ACTIVE_K#
AFTP7705	1	BT_ACT
AFTP7707	1	USB_PP8
AFTP7708	1	USB_PN8
AFTP7712	1	PCH_AZ_CODEC_BITCLK_R
AFTP7713	1	PCH_SDIN_CODEC
AFTP7714	1	PCH_SDOUT_CODEC
AFTP7715	1	PCH_AZ_CODEC_SYNC
AFTP7716	1	PCH_AZ_CODEC_RST#
AFTP7718	1	SB_SPKR
AFTP7719	1	KBC_BEEP
AFTP7720	1	AUD_DMIC_IN0
AFTP7721	1	AUD_DMIC_CLK_G
AFTP7723	1	AMP_MUTE#

Place near CON6




AFTP7758	1	+3.3V_ALW
AFTP7757	1	+3.3V_RUN
AFTP7760	1	+1.5V_RUN
AFTP7762	1	USB_PN12
AFTP7759	1	USB_PP12
AFTP7769	1	NEWCARD_CLKREQ#
AFTP7768	1	PCH_SMB_CLK
AFTP7767	1	PCH_SMB_DATA
AFTP7777	1	PM_SLP_S3#
AFTP7776	1	PM_SLP_S4#
AFTP7773	1	BATT_LED_ORANGE
AFTP7772	1	PWR2_LED
AFTP7781	1	PLT_RST#
AFTP7785	1	BATT_LED_WHITE
AFTP7787	1	+5V_ALW
AFTP7771	1	CLK_PCIE_NEW#
AFTP7770	1	CLK_PCIE_NEW
AFTP7761	1	PCIE_IRXN5_NTXN5
AFTP7765	1	PCIE_IRXP5_NTXP5
AFTP7764	1	PCIE_ITXN5_NRXN5
AFTP7763	1	PCIE_ITXP5_NRXP5
AFTP7775	1	USB_PN13
AFTP7766	1	USB_PP13
AFTP7774	1	PCIE_WAKE#
AFTP7778	1	CLK_PCH_48M

IO board CON




+1.5V_RUN : 650mA
+3.3V_RUN : 1775mA
+3.3V_ALW : 275mA
+5V_ALW : 60mA




<Core Design>

DELL Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Audio BD/IO BD CONN		
Size Custom	Document Number Vostro Montevina Discrete	Rev X01
Date: Monday, January 18, 2010	Sheet 77 of 91	

Finger Printer Connector




LED&Capacity board CONN



+3.3V_RUN : 3.5mA
+5V_RUN : 240mA
+5V_ALW : 80mA





Close to CON2



SSID = Mechanical

BOSS:


Thermal1



34.4ES32.001 34.4B417.001 34.4B417.001 34.4CQ02.101
On Bottom On Bottom On Bottom On ??


DW
10/15 Item 7

HOLE:




34.4ES31.001 34.4ES31.001


ZZ.00PAD.I71 ZZ.00PAD.K81 ZZ.00PAD.N81







ZZ.00PAD.N81 ZZ.00PAD.K81 ZZ.00PAD.I71










ZZ.00PAD.I71 ZZ.00PAD.N91 ZZ.00PAD.J01



34.4EM01.001 34.4EM01.001 34.4EM01.001



EMI Request





<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		Miscellaneous Components	Rev X01
Size	Document Number		
Custom	Vostro Calpella		
Date:	Monday, January 16, 2010	Sheet	79 of 91

SSID = VIDEO






<Core Design>




Title			
VGA-PCIE/LVDS(1/4)			
Size A3	Document Number		Rev
	Vostro Calpella		X01
Date:	Monday, January 18, 2010	Sheet 80 of	91


SSID = VIDEO




+IFPAB_IOVDD




+IFPAB_PLLVDD






+IFPC_IOVDD



+IFPC_PLLVDD



SSID = VIDEO



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

VGA-POWER/GND(3/4)

Size
A3

Document Number	
-----------------	--

nt Number
Vostro Calpella

Rev
X01


Date: Monday, January 18, 2010

Sheet 82


91

SSID = VIDEO

[84,85] MDA[0..63]



Strap pin resistor need use 1% resistor (NV Design Guide)



Strap0 Strap1 Strap2

USER_BIT0	1	3G10_PADCFG_LUT_ADR0	0	PCI_DEVID_0	1
USER_BIT1	1	3G10_PADCFG_LUT_ADR1	1	PCI_DEVID_1	0
USER_BIT2	1	3G10_PADCFG_LUT_ADR2	1	PCI_DEVID_2	1
USER_BIT3	1	3G10_PADCFG_LUT_ADR3	1	PCI_DEVID_3	0

EDID is used Reserved N11M-GE1 GPU Device ID=0x0A75

ROM_SI_GPU	ROM_SO_GPU	ROM_SCLK_GPU
RAM_CFG0	VGA_DEVICE	1
RAM_CFG1	SMB_ALT_ADDR	0
RAM_CFG2	FB_0_BAR_SIZE	0
RAM_CFG3	XCLK_417	0

Default setting: SAMSUNG SDDR3 64Mx16BIT-->20K pull down (0x0011)

RAM_CFG[3:0]	Config	FB_BUS Width	Definitions
0000			
0001			
0010	64Mx16 DDR3 64Bit	Hynix	
0011	64Mx16 DDR3 64Bit	Samsung	Default
0100			
0101			
0110			
0111			

If use Hynix SDDR3 64Mx16BIT(0x0010), R8308 change to 15K

SUB_VENDOR	XCLK_417	PEX_PLL_EN_TERM
0 No VBIOS ROM	0 277MHz(POR)	0 Disable (POR)
1 BIOS ROM present	1 Reserved	1 Enable

3G10_PADCFG USER[3:0]

0000 Desktop	1111 Use EDID to detect panel settings
1110 Notebook (POR)	

SLOT_CLOCK_CFG

0 GPU and MCH do not share a common reference clock
1 GPU and MCH share a common reference clock (POR)

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
VGA-MEMORY/STRAPS(4/4)





Size A3	Document Number	Rev
	Vostro Calpella	X01

Date: Monday, January 18, 2010 Sheet 83 of 91



3


SSID = VIDEO



<Core Design>

SSID = PWR.Plane.Regulator_GFX

$$V_{out} = 0.704V * (R1 + R2) / R2$$



DIS
Thermal Design Current = 12.9A
Max Current = 16.77A
18.45A < OCP < 21.81A

Frequency setting
470K -->290KHZ
200K -->340KHZ
100K -->380KHZ
39K -->430KHZ

PWRCNTL_0	PWRCNTL_1	+VCC_GFX_CORE
L	H	1.03V
L	L	0.85V

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 1.5UH PCMC104T-1R5MN Cyntec DCR:4.2mohm Isat =33Arms 68.1R510.10J
O/P cap: 330U 2V EEFSX0D331ER 9m0hm 3Arms Panasonic/ 79.33719.L01
H/S: SI7686DP/ POWERPAK-8/ 11m0hm/ 14m0hm@4.5Vgs/ 84.07686.037
L/S: SiR460DP/ POWERPAK-8/ 4.9m0hm/ 6.1mohm@4.5Vgs/ 84.00460.037
Switching freq-->350KHZ


DW
12/07 Item 1

<Core Design>


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title TPS51218 +VCC GFX CORE			
Size	Document Number	Rev	
Custom	Vostro Calpella (Discrete)		X01
Date: Monday, January 18, 2010	Sheet 86	of	91


+3.3V_RUN_GPU




+1.05V_GFX_PCIE:



+1.5V_RUN_GPU:



+1.8V_RUN_GPU



<Core Design>

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		LDO 1.8V	
Size	Document Number	Rev	
Custom	Vostro Calpella		X01
Date:	Monday, January 18, 2010	Sheet	87 of 91

DATE	VERSION	ITEM	PAGE	Modify List	Issue Description	OWNER
2009/10/19	X01	1	21,23	Changed EDID_SELECT# pin from PCH_GPIO66 to PCH_GPIO5	For fixed glitch.	EE
2009/10/22		1	All	Swapped resistance	For Layout request.	EE
		2	64, 65 66, 78	Merge WWAN and WLAN LED	Update SPEC	EE
		3	All	DM1 from 62.10017.U81 to 62.10017.P31 DM2 from 62.10017.U71 to 62.10017.Q31 HOLE5 from ZZ.00PAD.K11 to ZZ.00PAD.K81 TPM1 from 20.K0238.010 to 20.K0315.010 WLAN1 from 20.F1286.052 to 62.10043.841 WWAN1 from 20.F1286.052 to 62.10043.841 Update H13 Footprint	For ME request Changed connect PN	ME
		4	24	X2401 from 82.30001.691 to 82.30001.A81	Update component	EE
		5	9, 42 50	Stuff "S3 Power Reduction" circuit reserve component	Update schematic base on test result.	EE
2009/10/27		1	79	Add RFC7907 +5V_ALW to GND 33pF Cap		RF
				Add RFC7908 +5V_ALW to GND 0.1uF Cap		
				Add RFC7909 +3.3V_RUN to GND 0.1uF Cap		
		2	All	Changed power rail netname from +1.5V_CPU to +1.5V_RUN	Merge +1.5V_CPU to +1.5V_RUN ,For CosDown.	EE
2009/10/28		42		Del U4204,R4213,C4206,R4215,R4217,R4218		
		1	87	Del Q8701,R8709	Remove +1.5V_RUN_GPU discharge circuit,base on test result.	EE
				Add Q8706,R8718,R8720	Reserve +1.8V_RUN_GPU discharge circuit,base on test result.	
		2	26	Del U2601,C2629,C2628	Remove reserve circuit +3.3V_CRT_LDO Circuit for LDO Regulators,base on test result.	
		3	26	Del R2602	Remove reserve resistor,For save more part counts	
		4	25	Del R2517	Remove reserve pull-Hi resistors,For not use it	
		5	27	Del R2708	Remove reserve resistor,For save more part counts	
		6	80	Del R8039	Remove reserve resistor,For save more part counts	
2009/10/29		7	57	Add R5773 between +5V_HDMI_C and +5V_HDMI.	dummy D5703 Stuff R5773 ,For save more part counts base on test result.	
		8	37	Add SW1	Add mine switch to control PWR_BTN , Only on Sample stage	
2009/12/03	SC	1	25,76	Assign PCH GPIO35 for TouchPanel Stop..	Add TouchPanel Stop Pin to control ON/OFF by PCH GPIO35	EE
		1	24,63 79	Rename RFC***, USBESATA1 Part Referse	Rename Part Referse Ex: USBESATA1 to ESATA1 for manufactory request	EE
		2	37	Add R3720 damping resistor.	Add damping resistor for signal improvement	EE
		3	37	Add R3703,U3703,C3705	Co-layout MUX and OR gate for BLON to solve white screen issue while iGPU to dGPU.	EE
		4	87	Changed Net Connect	Changed Q8706.2 from 1.8 GFX_ON to RT9025_EN ,For correct.	EE
2009/12/08	SC	5	79	For ME request Changed below connect PN:	Change P/N of "HOLE5" from ZZ.00PAD.K81 to ZZ.00PAD.Q41.	ME
		1	38	Add PR8621 Pull-Lo resistor.	Reserve for control. +VCC_GFX_CORE power rail default to 0.85.	EE
		2	42	Add Q4205,Q4206,R4220,R4221	Added discharge circuit for +5_RUN,+3_RUN.	EE
2010/01/11	X-Bulid	1	76	Del AFTP7634 ~ 7662; 7664-7667 ;7669;7672;7302	Del AFTP For saved more layout space.	EE
		2	51	PR5102 short ; replacing PC5105 by 10K resistor to GND	prevent PM_SLP_S3# signal rebound	EE
		3	All	Mount EMI CHOKe or Reserve colse Gap for Differential-Pair	Co-layout should not be allowed in X-build.	EE
		4	23	Del RN2327 , Reserve colse Gap	For saved more layout space.	EE
		5	37,62	Reserve threadhold 2.93V reset IC (74.00690.I7B) in PURE_HW_SHUTDOWN# pin	Reserve For Flash ROM Damaged Issue.	EE
2010/01/18	X-Bulid			Reserve Pull-Lo resistor for SPI_WP#.		
		1	21,73	Swap Camera USB Port from Port-10 to Port-7	For Camera USB issue	EE

<Core Design>

DELL		Wistron Corporation	
		21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taippei Hsien 221, Taiwan, R.O.C.	
File Change List - EE(2)			
Size	Document Number	Rev	
	Vostro Calpella		X01
Date: Monday, January 18, 2010	Sheet 89	of	91

DATE	VERSION	ITEM	PAGE	Modify List	Issue Description	OWNER
2009/10/19	X01					
		2	81	Remove R8149	For EMI team request	EMI
			21	PCLK_FWH、CLK_PCI_FB、PCLK_KBC、PCLK_TPM reserve by pass cap		
2009/10/22			23	CLK_PCH_48M reserve by pass cap		
			23	Romove R2350 and C2324		
			37	Romove R3726 and C3704		
			79	Reserve +PWR_SRC to GND cap		
		3	79	Add EC7934 0.1u in +VCC_CORE	For EMI team request	EMI
2009/10/23				Add EC7911 0.1u +1.5V_SUS to GND cap*1		
				Add EC7935,EC7936 0.1u +1.5V_SUS to GND cap*2		
				Add EC7937 0.1u +1.5V_SUS to GND cap*1		
				Add EC7938 0.1u +PWR_SRC to GND cap*1		
				Update TR6304,TR6305 p/n to 68.00201.141		
		4	73	Move EC7302	For EMI team request	EMI
			79	dummy 0.1u x 2 in green area 6135,195 ----EC7939,EC7940		
				dummy 0.1u cap in red area 1755,4435 -----EC7941		
				dummy 1000p in green area 5225,6950----EC7942		
				dummy 1000p in green area 3780,6180-----EC7943		
2009/12/08 2009/12/09	SC SC			dummy 104p and 1000p in green area 5385,7010---EC7944,EC7945		
				dummy 0.1u in green area 3400,6300---EC7946		
				dummy 0.1u in green area 1240,4035--EC7947		
			55	add damping 33ohm on R,G,B Singel---R5594,R5595,R5596		
		1	79	mount EC7948,EC7949,EC7934	For RF Team request	RF
		1	73	mount LECM2012H-900QT-GP in L7301	For EMI team request	EMI
		2	24,77	change R2405 from 10 ohm to 56 ohm and mount 120 ohm bead bead p/n:BLM15EG121SN1 L7702		
		3	73	mount 220p cap on EC7302 and EC7303		
		4	79	Add EC7950		

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title Change List - EMI&RF	
Size	Document Number	Rev	
Custom	Vostro Calpella	X01	
Date: Monday, January 18, 2010	Sheet 90	of 91	

