

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

08/03/04

| | | | | | |
|-----|------|--------|-----------------------|----------|----------|
| REV | ZONE | ECN | DESCRIPTION OF CHANGE | CK APPD | ENG APPD |
| C | | 338723 | PRODUCTION RELEASED | DATE | DATE |
| | | | | 08/04/04 | ? |

| PAGE | PDF | CIRCUIT | BLOCK |
|------|-----|----------------------------------|-------|
| 1 | 1 | TABLE OF CONTENTS | |
| 2 | 2 | SYSTEM BLOCK DIAGRAM | |
| 3 | 3 | POWER BLOCK DIAGRAM | |
| 4 | 4 | REVISION HISTORY | |
| 5 | 5 | TABLE ITEMS | |
| 6 | 6 | FUNC TEST | |
| 7 | 7 | POWER CONNECTOR / POWER ALIAS | |
| 8 | 8 | SIGNAL ALIAS | |
| 9 | 9 | 2.5V VREG | |
| 10 | 10 | 1.2V VREG | |
| 11 | 11 | 3.3V/5V PWRON SWITCHING | |
| 13* | 12 | SMU | |
| 14 | 13 | CPU LOGIC ANALYZER CONNECTOR | |
| 16 | 14 | FAN 1, 2 AND SYSTEM TEMP SENSOR | |
| 17 | 15 | FAN 3 AND HARD DRIVE TEMP SENSOR | |
| 18 | 16 | I2C CONNECTIONS | |
| 21* | 17 | INDICATOR LED | |
| 22 | 18 | U3LITE CORE | |
| 23 | 19 | SHASTA CORE | |
| 24 | 20 | U3LITE MISC | |
| 25* | 21 | SHASTA SERIAL | |
| 26 | 22 | PULSAR POWER | |
| 27 | 23 | PULSAR CLOCKS | |
| 28 | 24 | U3LITE APPLE PI | |
| 29 | 25 | NEO APPLE PI | |
| 30 | 26 | CPU STRAPS | |
| 31 | 27 | NEO POWER & BYPASS | |
| 32 | 28 | CPU BYPASS | |
| 33 | 29 | CPU VREG | |
| 34 | 30 | CPU VREG | |
| 35 | 31 | CPU VREG OUTPUT CAPS | |
| 36 | 32 | CPU DIODE CONDITIONER | |
| 37 | 33 | U3LITE MEMORY | |
| 38 | 34 | SERIES TERMINATION | |
| 40 | 35 | DIMMS | |
| 44 | 36 | PARALLEL TERMINATION | |
| 45 | 37 | PARALLEL TERMINATION | |
| 46 | 38 | VTT VREG | |
| 48 | 39 | U3LITE AGP | |
| 49 | 40 | GPU AGP | |
| 50 | 41 | GRAPHICS VREGS (GPU CORE & 1.5V) | |

TOP

PROCESSOR

MEMORY

GRAPHICS

| PAGE | PDF | CIRCUIT | BLOCK |
|------|-----|------------------------------|-------|
| 51 | 42 | EXTERNAL TMDS TRANSMITTER | |
| 52 | 43 | GPU FRAME BUFFER | |
| 53 | 44 | FRAME BUFFER TERMINATION | |
| 54 | 45 | GRAPHICS DDR SDRAM A | |
| 55 | 46 | GRAPHICS DDR SDRAM B | |
| 56 | 47 | GPU STRAPS | |
| 57 | 48 | GPU DAC & CLOCKS | |
| 58 | 49 | GPU DVI & STRAPS | |
| 59 | 50 | EXT VGA & TMDS | |
| 60 | 51 | U3LITE HYPERTRANSPORT | |
| 62* | 52 | SHASTA HYPERTRANSPORT | |
| 64 | 53 | HYPERTRANSPORT LA CONNECTORS | |
| 73 | 54 | PCI SERIES TERMINATION | |
| 74* | 55 | SHASTA PCI | |
| 75* | 56 | BOOT ROM | |
| 76 | 57 | AIRPORT EXTREME | |
| 77* | 58 | USB2 PCI | |
| 80* | 59 | SHASTA DISK | |
| 83 | 60 | DISK CONNECTORS | |
| 84* | 61 | SHASTA ETHERNET | |
| 87 | 62 | ETHERNET PHY & CONNECTORS | |
| 88* | 63 | SHASTA FIREWIRE | |
| 90 | 64 | FIREWIRE A PHY & CONNECTORS | |
| 91* | 65 | USB HOST INTERFACE | |
| 92 | 66 | USB DEVICE INTERFACE | |
| 94 | 67 | MODEM CONNECTOR | |
| 95* | 68 | PCM3052 AUDIO CODEC | |
| 96* | 69 | LINE IN AMP | |
| 98* | 70 | LINE OUT AMP | |
| 100* | 71 | SPEAKER AMP | |
| 101* | 72 | AUDIO CONNECTORS | |
| 102* | 73 | AUDIO POWER SUPPLIES | |
| 103* | 74 | S/PDIF TRANSMITTER | |

GRAPHICS

HT

PCI

DISK

ETHERNET


FIREWIRE


USB

MODEM

AUDIO

* PAGES WHERE MASTER PAGE IS IN A DIFFERENT SCHEMATIC

| | | | | | |
|---|--|-------------------------------------|-----------|---|----------------|
| DIMENSIONS ARE IN MILLIMETERS | | METRIC | | Apple Computer Inc. | |
| xx : _____ | | DRAPTER | DESIGN CK | NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THE DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | |
| x.xx : _____ | | ENG APPD | MFG APPD | | |
| x.xxx : _____ | | QA APPD | DESIGNER | | |
| ANGLES : _____ | | RELEASE | SCALE | | |
| DO NOT SCALE DRAWING | | NONE | | TITLE | |
|  THIRD ANGLE PROJECTION | | MATERIAL/FINISH NOTED AS APPLICABLE | | SIZE D | DRAWING NUMBER |
| | | | | | 051-6482 |
| | | | | | REV. C |
| | | | | SHT 1 OF 103 | |



POWER BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------------------|----------------------------|-----------|
| APPLE COMPUTER INC. | SIZE D | DRAWING NUMBER 051-6482 | REV. C |
| | SCALE NONE | SHEET 3 | OF 103 |

8

7

6

5

4

3

2

1

PROCESSORS

QUALIFIED

| PART # | QTY | DEVICE | PACKAGE | DESCRIPTION | VALUE | VOLT. | WATT. | TOL. | REFERENCE DESIGNATOR(S) | BOM OPTION |
|----------|-----|-----------|--------------|------------------------------|--------|-------|-------|------|-------------------------|-----------------|
| 337S2968 | 1 | PROCESSOR | CBGA-576-1MM | IC,GPUL,10S,DD3,1.6G,85C,ARA | 1.6GHZ | 1.25V | 45W | ? | U2900 | CPU_DD30_1_6GHZ |
| 337S2969 | 1 | PROCESSOR | CBGA-576-1MM | IC,GPUL,10S,DD3,1.8G,85C,BPA | 1.8GHZ | 1.20V | 45W | ? | U2900 | CPU_DD30_1_8GHZ |

| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS: | VOLTAGE |
|-------------|---------------------------|-----------------|---------|----------------------|---------|
| 337S2970 | 337S2969 | CPU_DD30_1_8GHZ | U2900 | IC,GPUL,DD3,1.8G,BRA | 1.25V |

NOT QUALIFIED

| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS: | VOLTAGE |
|-------------|---------------------------|-----------------|---------|----------------------|---------|
| 337S2957 | 337S2786 | CPU_DD30_1_8GHZ | U2900 | IC,GPUL,DD3,1.8G,BNA | 1.20V |

| PART # | QTY | DEVICE | PACKAGE | DESCRIPTION | VALUE | VOLT. | WATT. | TOL. | REFERENCE DESIGNATOR(S) | BOM OPTION |
|----------|-----|-----------|--------------|-------------------------------|--------|-------|-------|------|-------------------------|------------------|
| 337S2865 | 1 | PROCESSOR | CBGA-576-1MM | IC,GPUL,10S,DD2.11,1.8GHZ,85C | 1.8GHZ | 1.45V | 45W | ? | U2900 | CPU_DD211_1_8GHZ |
| 337S2866 | 1 | PROCESSOR | CBGA-576-1MM | IC,GPUL,10S,DD2.11,2.0GHZ,85C | 2.0GHZ | 1.45V | 45W | ? | U2900 | CPU_DD211_2_0GHZ |
| 337S2787 | 1 | PROCESSOR | CBGA-576-1MM | IC,GPUL,10S,REV3,2.0G,85C,CJA | 2.0GHZ | 1.25V | 45W | ? | U2900 | CPU_DD30_2_0GHZ |

ASICS

| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | BOM OPTION |
|----------|-----|---------------------------|-------------------------|------------|
| 343S0284 | 1 | IC,U3LITE,V1.1,300MM,PBGA | U3 | |

| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS: |
|-------------|---------------------------|------------|---------|---------------------|
| 343S0282 | 343S0284 | | U3 | U3L,V1.1,200MM,PBGA |

| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | BOM OPTION |
|----------|-----|--------------------------|-------------------------|------------|
| 343S0283 | 1 | IC,ASIC,SHASTA,V1.1,PBGA | U2300 | |

MISC PARTS

| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | BOM OPTION |
|-------------------|-----|---------------------------------|-------------------------|-------------|
| 062-2082 | 1 | SPEC,VENDOR PACKAGING PROCEDURE | VPP1 | |
| 820-1540 | 1 | PCB,FAB,MLB | MLB1 | |
| 825-6447 | 1 | BARCODE LABEL, MLB, Q45 | LBL1 | |
| 051-6482 | 1 | PCB,SCHEM,MLB | SCH1 | |
| 341T1366 | 1 | IC,FLASH,1MX8,3.3V,90NS | U7500 | |
| 341T1395 | 1 | PURCH ASSY, SMU BIG | U1300 | |
| CRITICAL 603-6015 | 1 | HEAT SINK ASSEMBLY 17 IN | MECH17 | 17_INCH_LCD |
| CRITICAL 603-6016 | 1 | HEAT SINK ASSEMBLY 20 IN | MECH20 | 20_INCH_LCD |

ALTERNATES

| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS: |
|-------------|---------------------------|------------|---------|------------------------|
| 378S0119 | 378S0114 | LED700 | LED702 | LED5900 KINGBRIGHT LED |

TABLE ITEMS


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---|------|----------------|------|
|  APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | SHT | OF | |
| NONE | 5 | 103 | |

8

7

6

5

4

3

2

1

| | | | | | | | | | | |
|---|---|--|---|---|--|---|---|---|--|---|
| | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | | |
| D | <pre> NO_TEST=YES TP BUF_RST 57 NO_TEST=YES TP DFPCCLK 58 NO_TEST=YES TP DFPCCLK_L 58 NO_TEST=YES TP DFPPD0 58 NO_TEST=YES TP DFPPD1 58 NO_TEST=YES TP DFPPD2 58 NO_TEST=YES TP DFPPD3 58 NO_TEST=YES TP DFPPD5 58 NO_TEST=YES TP DFPPD6 58 NO_TEST=YES TP EXT_TMDS_CKM 58 NO_TEST=YES TP EXT_TMDS_CKP 58 NO_TEST=YES TP EXT_TMDS_D0M 58 NO_TEST=YES TP EXT_TMDS_D0P 58 NO_TEST=YES TP EXT_TMDS_D1M 58 NO_TEST=YES TP EXT_TMDS_D1P 58 NO_TEST=YES TP EXT_TMDS_D2M 58 NO_TEST=YES TP EXT_TMDS_D2P 58 NO_TEST=YES TP FBBCS1_L 52 NO_TEST=YES TP GPU_INTB_L 49 NO_TEST=YES TP GPU_THERMA 58 NO_TEST=YES TP GPU_THERMC 58 NO_TEST=YES TP IFF1VREF 58 NO_TEST=YES TP NVAGP_TDO 49 </pre> | <pre> NO_TEST=YES TP RAM_CKE_R<3> 8 NO_TEST=YES TP RAM_CKE_R<6> 8 NO_TEST=YES TP RAM_CKE_R<7> 8 NO_TEST=YES TP RAM_CS_L_R<10> 8 NO_TEST=YES TP RAM_CS_L_R<11> 8 NO_TEST=YES TP RAM_CS_L_R<2> 8 NO_TEST=YES TP RAM_CS_L_R<3> 8 NO_TEST=YES TP RAM_MUXEN0 8 NO_TEST=YES TP RAM_MUXEN4 8 NO_TEST=YES TP NB_FM_SLEEP0 24 NO_TEST=YES TP J4000_SJRESET_L 40 NO_TEST=YES TP J4001_SJRESET_L 40 NO_TEST=YES TP CMP_SPARE 8 NO_TEST=YES TP ENET_TXD<6> 87 NO_TEST=YES U2100_UNUSED 21 NO_TEST=YES PLS_CLK_66M_0_R 27 NO_TEST=YES PLS_CLK_66M_1_R 27 </pre> | <pre> NO_TEST=TRUE EI_CPU_TO_NB_AD<0..43> 14 28 29 NO_TEST=TRUE EI_CPU_TO_NB_CLK_N 14 28 29 NO_TEST=TRUE EI_CPU_TO_NB_CLK_P 14 28 29 NO_TEST=TRUE EI_CPU_TO_NB_SR_N<0..3> 14 28 29 NO_TEST=TRUE EI_CPU_TO_NB_SR_P<0..3> 14 28 29 NO_TEST=TRUE EI_NB_TO_CPU_AD<0..43> 14 28 29 NO_TEST=TRUE EI_NB_TO_CPU_CLK_N 14 28 29 NO_TEST=TRUE EI_NB_TO_CPU_CLK_P 14 28 29 NO_TEST=TRUE EI_NB_TO_CPU_SR_N<0..3> 14 28 29 NO_TEST=TRUE EI_NB_TO_CPU_SR_P<0..3> 14 28 29 NO_TEST=TRUE CHKSTOP_L 8 14 29 NO_TEST=TRUE CPU_HRESET_L 14 29 30 NO_TEST=TRUE CPU_INT_L 14 29 30 NO_TEST=TRUE CPU1_HTBEN 14 NO_TEST=TRUE EI_CPU1_CLK_N 14 27 NO_TEST=TRUE EI_CPU1_CLK_P 14 27 NO_TEST=TRUE EI_QACK_L 14 28 29 NO_TEST=TRUE EI_QREQ_L 14 28 29 30 NO_TEST=TRUE EI_SE 14 28 29 30 NO_TEST=TRUE I2C_SMU_A_SCL_OUT_L 13 14 18 NO_TEST=TRUE I2C_SMU_A_SDA_OUT_L 13 14 18 NO_TEST=TRUE MCP_L 8 14 29 NO_TEST=TRUE RI_L 14 29 30 NO_TEST=TRUE SYNCENABLE 14 29 30 NO_TEST=TRUE TP_PROC_TRIGGER_OUT 14 29 NO_TEST=TRUE EI_CPU1_SYNC 14 27 </pre> | <pre> FW_VP_PORT1 FUNC_TEST=TRUE FW_TPO1P FUNC_TEST=TRUE FW_TPO1N FUNC_TEST=TRUE FW_TPI1P FUNC_TEST=TRUE FW_TPI1N FUNC_TEST=TRUE FW_VP_PORT2 FUNC_TEST=TRUE FW_TPO2P FUNC_TEST=TRUE FW_TPO2N FUNC_TEST=TRUE FW_TPI2P FUNC_TEST=TRUE FW_TPI2N FUNC_TEST=TRUE FW_VGND FUNC_TEST=TRUE PCI_AD<31..0> FUNC_TEST=TRUE PCI_CBE_L<3..0> FUNC_TEST=TRUE PCI_CLK33M_AIRPORT FUNC_TEST=TRUE PCI_SLOTA_REQ_L FUNC_TEST=TRUE PCI_SLOTA_GNT_L FUNC_TEST=TRUE PCI_SLOTA_INT_L FUNC_TEST=TRUE PCI_RESET_L FUNC_TEST=TRUE PCI_FRAME_L FUNC_TEST=TRUE PCI_TRDY_L FUNC_TEST=TRUE PCI_IRDY_L FUNC_TEST=TRUE PCI_STOP_L FUNC_TEST=TRUE PCI_DEVSSEL_L FUNC_TEST=TRUE PCI_PAR FUNC_TEST=TRUE PCI_SLOTA_DSESEL FUNC_TEST=TRUE ROM_CS_L FUNC_TEST=TRUE ROM_OE_L FUNC_TEST=TRUE ROM_WE_L FUNC_TEST=TRUE ROM_ONBOARD_CS_L FUNC_TEST=TRUE AIRPORT_CLKRUN_L_PD FUNC_TEST=TRUE USB_BT_N FUNC_TEST=TRUE USB_BT_P FUNC_TEST=TRUE USB2_PORT1_N_F FUNC_TEST=TRUE USB2_PORT1_P_F FUNC_TEST=TRUE USB2_PORT2_N_F FUNC_TEST=TRUE USB2_PORT2_P_F FUNC_TEST=TRUE USB2_PORT3_N_F FUNC_TEST=TRUE USB2_PORT3_P_F FUNC_TEST=TRUE PP5V_USB2_PORT1_F FUNC_TEST=TRUE PP5V_USB2_PORT2_F FUNC_TEST=TRUE PP5V_USB2_PORT3_F FUNC_TEST=TRUE I2S1_DEV_TO_SB_DTI 2 TEST POINTS FUNC_TEST=TRUE I2S1_SYNC 2 TEST POINTS FUNC_TEST=TRUE I2S1_BITCLK 2 TEST POINTS FUNC_TEST=TRUE I2S1_MCLK 2 TEST POINTS FUNC_TEST=TRUE I2S1_SB_TO_DEV_DTO 2 TEST POINTS FUNC_TEST=TRUE I2S1_RESET_L 2 TEST POINTS FUNC_TEST=TRUE MODEM_RING2SYS_L 2 TEST POINTS FUNC_TEST=TRUE I2C_UDASH_SDA FUNC_TEST=TRUE I2C_UDASH_SCL FUNC_TEST=TRUE USB_UDASH_N FUNC_TEST=TRUE USB_UDASH_P FUNC_TEST=TRUE UDASH_SDOWN FUNC_TEST=TRUE UDASH_RESET_L FUNC_TEST=TRUE UDASH_I2C_A1_PU FUNC_TEST=TRUE PPVCC_TMDS FUNC_TEST=TRUE PP3V3_DDC FUNC_TEST=TRUE TD0M FUNC_TEST=TRUE TD0P FUNC_TEST=TRUE TD1M FUNC_TEST=TRUE TD1P FUNC_TEST=TRUE TD2M FUNC_TEST=TRUE TD2P FUNC_TEST=TRUE TCKM FUNC_TEST=TRUE TCKP FUNC_TEST=TRUE TMDS_DDC_DAT FUNC_TEST=TRUE TMDS_DDC_CLK FUNC_TEST=TRUE GND_CHASSIS_TMDS FUNC_TEST=TRUE FILT_ANALOG_RED FUNC_TEST=TRUE FILT_ANALOG_GRN FUNC_TEST=TRUE FILT_ANALOG_BLU FUNC_TEST=TRUE ANALOG_HSYNC_L FUNC_TEST=TRUE ANALOG_VSYNC_L FUNC_TEST=TRUE VGA_IIC_CLK FUNC_TEST=TRUE VGA_IIC_DAT FUNC_TEST=TRUE MON_DETECT FUNC_TEST=TRUE DDC_VCC_5 FUNC_TEST=TRUE PP24V_INV FUNC_TEST=TRUE GND_20_INV FUNC_TEST=TRUE INV_20_LCD_PWM FUNC_TEST=TRUE INV_20_CUR_HI_F FUNC_TEST=TRUE PP12V_INV FUNC_TEST=TRUE GND_17_INV FUNC_TEST=TRUE PP5V_AGP_RL FUNC_TEST=TRUE INV_17_LCD_PWM_F FUNC_TEST=TRUE LAMP_STS_F FUNC_TEST=TRUE INV_17_CUR_HI_F FUNC_TEST=TRUE CPU_VID_R<5..0> FUNC_TEST=TRUE KPVDD2_FMAX FUNC_TEST=TRUE KPGND2_FMAX FUNC_TEST=TRUE TDIODE_POS_FMAX FUNC_TEST=TRUE TDIODE_NEG_FMAX FUNC_TEST=TRUE CORE_ISNS_M FUNC_TEST=TRUE CORE_ISNS_P FUNC_TEST=TRUE </pre> | <pre> PP12V_RUN 10 TEST POINTS FUNC_TEST=TRUE PP5V_ALL 5 TEST POINTS FUNC_TEST=TRUE PP5V_RUN 5 TEST POINTS FUNC_TEST=TRUE PP3V3_RUN 5 TEST POINTS FUNC_TEST=TRUE PP24V_RUN 5 TEST POINTS FUNC_TEST=TRUE =PP5V_DISK 5 TEST POINTS FUNC_TEST=TRUE =PP12V_DISK 5 TEST POINTS FUNC_TEST=TRUE GND 12 TEST POINTS FUNC_TEST=TRUE PP2V5_RUN 2 TEST POINTS FUNC_TEST=TRUE PP1V5_RUN 2 TEST POINTS FUNC_TEST=TRUE PP3V3_PWRON 2 TEST POINTS FUNC_TEST=TRUE PP1V2_PWRON 2 TEST POINTS FUNC_TEST=TRUE PPVCORE_PWRON_SB 10 TEST POINTS FUNC_TEST=TRUE =PP3V3_ALL_SMU 13 8 TEST POINTS FUNC_TEST=TRUE =PP5V_RUN_CPU 31 8 TEST POINTS FUNC_TEST=TRUE PPVCORE_NB 22 TEST POINTS FUNC_TEST=TRUE PPVCORE_CPU 35 34 33 TEST POINTS FUNC_TEST=TRUE PP12V_CPU 34 33 TEST POINTS FUNC_TEST=TRUE VCORE_SENSE_GND 30 TEST POINTS FUNC_TEST=TRUE VCORE_SENSE_VOIUT 30 TEST POINTS FUNC_TEST=TRUE SMU_MANUAL_RESET_L 2 TEST POINTS FUNC_TEST=TRUE SYS_POWER_BUTTON_L 2 TEST POINTS FUNC_TEST=TRUE POWER_BUTTON_L 7 TEST POINTS FUNC_TEST=TRUE RESET_BUTTON_L 7 TEST POINTS FUNC_TEST=TRUE SMU_RESET_L 13 11 TEST POINTS FUNC_TEST=TRUE SYS_POWERUP_L 33 13 10 TEST POINTS FUNC_TEST=TRUE SYS_SLEEP 50 46 11 10 9 4 TEST POINTS FUNC_TEST=TRUE SYS_POWERFAIL_L 13 8 TEST POINTS FUNC_TEST=TRUE EXT_POWER_BUTTON_L 13 8 TEST POINTS FUNC_TEST=TRUE U900_FEEDBACK 9 TEST POINTS FUNC_TEST=TRUE U2200_FEEDBACK 26 TEST POINTS FUNC_TEST=TRUE ANALOG_RED 59 57 TEST POINTS FUNC_TEST=TRUE ANALOG_GRN 59 57 TEST POINTS FUNC_TEST=TRUE ANALOG_BLU 59 57 TEST POINTS FUNC_TEST=TRUE AUDIO_LI_DETECT_L 101 2 TEST POINTS FUNC_TEST=TRUE AUDIO_LO_DET_L 78 TEST POINTS FUNC_TEST=TRUE ROM_WP_L 78 TEST POINTS FUNC_TEST=TRUE UATA_DD<15..0> 83 80 TEST POINTS FUNC_TEST=TRUE UATA_DA<2..0> 83 80 TEST POINTS FUNC_TEST=TRUE UATA_CS0_L 83 80 TEST POINTS FUNC_TEST=TRUE UATA_CS1_L 83 80 TEST POINTS FUNC_TEST=TRUE UATA_RESET_L 83 80 TEST POINTS FUNC_TEST=TRUE UATA_DSTROBE_R 83 80 TEST POINTS FUNC_TEST=TRUE UATA_HSTROBE 83 80 TEST POINTS FUNC_TEST=TRUE UATA_STOP 83 80 TEST POINTS FUNC_TEST=TRUE UATA_DMARQ_R 83 80 TEST POINTS FUNC_TEST=TRUE UATA_DMACK_L 83 80 TEST POINTS FUNC_TEST=TRUE UATA_INTRO_R 83 80 TEST POINTS FUNC_TEST=TRUE UATA_IOC316_PU 83 80 TEST POINTS FUNC_TEST=TRUE UATA_CSEL_PD 83 80 TEST POINTS FUNC_TEST=TRUE TDIODE_NEG 36 33 TEST POINTS FUNC_TEST=TRUE TP_AIRPORT_PME_L 74 TEST POINTS FUNC_TEST=TRUE TP_AIRPORT_RF_DISABLE 74 TEST POINTS FUNC_TEST=TRUE </pre> | D | | | | |
| C | <pre> NO_TEST=TRUE TP_TMDS_TXD3M 58 NO_TEST=TRUE TP_TMDS_TXD3P 58 NO_TEST=TRUE TP_TMDS_TXD7M 58 NO_TEST=TRUE TP_TMDS_TXD7P 58 NO_TEST=TRUE TP_VIPCLK 57 NO_TEST=TRUE TP_FRWLPS 58 NO_TEST=TRUE TP_AGP_MB_AGP8X_DET_L 48 NO_TEST=TRUE TP_ATTENTION 58 NO_TEST=TRUE TP_ENET_CLK125M_GTX 87 NO_TEST=TRUE TP_ENET_TXD<7> 87 NO_TEST=TRUE TP_ENET_TXD<4> 87 NO_TEST=TRUE TP_ENET_TXD<5> 87 NO_TEST=TRUE TP_FM_CLK98M_LCLK 90 NO_TEST=TRUE TP_AFN 29 NO_TEST=TRUE TP_PSR01 29 NO_TEST=TRUE TP_PSR02 29 NO_TEST=TRUE TP_PSYNCOOUT 29 NO_TEST=TRUE TP_USB2_PWREN<2> 92 NO_TEST=TRUE TP_USB2_PWREN<3> 92 NO_TEST=TRUE TP_USB2_PWREN<4> 92 </pre> | | | | | | | | | C |
| B | <pre> NO_TEST=TRUE TP_NEC_AMC 77 NO_TEST=TRUE TP_NEC_NANDTEST 77 NO_TEST=TRUE TP_NEC_NTEST1 77 NO_TEST=TRUE TP_NEC_SMC 77 NO_TEST=TRUE TP_NEC_SMI_L 77 NO_TEST=TRUE TP_NEC_SRCLK 77 NO_TEST=TRUE TP_NEC_SRDATA 77 NO_TEST=TRUE TP_NEC_SRMOD 77 NO_TEST=TRUE TP_NEC_TEB 77 NO_TEST=TRUE TP_NEC_TEST 77 NO_TEST=TRUE TP_PLS_CLK_66M_0 27 NO_TEST=TRUE TP_PLS_CLK_66M_1 27 NO_TEST=TRUE TP_PLS_REF_CML 27 NO_TEST=TRUE TP_PLS_TEST1 27 NO_TEST=TRUE TP_PLS_TEST2 27 NO_TEST=TRUE TP_PLS_TEST3 27 NO_TEST=TRUE TP_SB_FSTEST 25 NO_TEST=TRUE TP_SB_PLLEST 25 NO_TEST=TRUE TP_VREF_CG 48 NO_TEST=TRUE TP_SB_NC_P7 91 NO_TEST=TRUE TP_SB_NC_P8 91 NO_TEST=TRUE TP_SB_NC_R3 91 NO_TEST=TRUE TP_SB_NC_R4 91 NO_TEST=TRUE TP_SB_NC_R5 91 NO_TEST=TRUE TP_SB_NC_R6 91 NO_TEST=TRUE TP_SB_NC_R7 91 NO_TEST=TRUE TP_SB_NC_R8 91 NO_TEST=TRUE TP_SB_NC_T1 91 NO_TEST=TRUE TP_SB_NC_T2 91 NO_TEST=TRUE TP_SB_NC_T3 91 NO_TEST=TRUE TP_SB_NC_T4 91 NO_TEST=TRUE TP_SB_NC_T5 91 NO_TEST=TRUE TP_SB_NC_T6 91 NO_TEST=TRUE TP_SB_NC_T7 91 NO_TEST=TRUE TP_SB_NC_T8 91 NO_TEST=TRUE TP_SB_NC_U1 91 NO_TEST=TRUE TP_SB_NC_U2 91 NO_TEST=TRUE TP_SB_NC_U3 91 NO_TEST=TRUE TP_SB_NC_U4 91 NO_TEST=TRUE TP_SB_NC_U5 91 NO_TEST=TRUE TP_SB_NC_U6 91 NO_TEST=TRUE TP_SB_NC_V1 91 NO_TEST=TRUE TP_SB_NC_V2 91 NO_TEST=TRUE TP_SB_NC_V3 91 NO_TEST=TRUE TP_SB_NC_V4 91 NO_TEST=TRUE TP_SB_NC_W1 91 NO_TEST=TRUE TP_SB_NC_W3 91 NO_TEST=TRUE TP_SB_NC_Y1 91 NO_TEST=TRUE TP_SB_NC_Y3 91 NO_TEST=TRUE TP_SATA_CLK25M 27 NO_TEST=TRUE TP_ENET_TCK 87 NO_TEST=TRUE TP_USB2_PWREN<0> 92 NO_TEST=TRUE TP_USB2_PWREN<1> 92 NO_TEST=TRUE TP_DUMMY_A 24 NO_TEST=TRUE TP_DUMMY_B 24 NO_TEST=TRUE TP_RAM_CKE_R<2> 8 </pre> | | | | | | | | | B |
| A | <pre> NO_TEST=TRUE TP_NEC_AMC 77 NO_TEST=TRUE TP_NEC_NANDTEST 77 NO_TEST=TRUE TP_NEC_NTEST1 77 NO_TEST=TRUE TP_NEC_SMC 77 NO_TEST=TRUE TP_NEC_SMI_L 77 NO_TEST=TRUE TP_NEC_SRCLK 77 NO_TEST=TRUE TP_NEC_SRDATA 77 NO_TEST=TRUE TP_NEC_SRMOD 77 NO_TEST=TRUE TP_NEC_TEB 77 NO_TEST=TRUE TP_NEC_TEST 77 NO_TEST=TRUE TP_PLS_CLK_66M_0 27 NO_TEST=TRUE TP_PLS_CLK_66M_1 27 NO_TEST=TRUE TP_PLS_REF_CML 27 NO_TEST=TRUE TP_PLS_TEST1 27 NO_TEST=TRUE TP_PLS_TEST2 27 NO_TEST=TRUE TP_PLS_TEST3 27 NO_TEST=TRUE TP_SB_FSTEST 25 NO_TEST=TRUE TP_SB_PLLEST 25 NO_TEST=TRUE TP_VREF_CG 48 NO_TEST=TRUE TP_SB_NC_P7 91 NO_TEST=TRUE TP_SB_NC_P8 91 NO_TEST=TRUE TP_SB_NC_R3 91 NO_TEST=TRUE TP_SB_NC_R4 91 NO_TEST=TRUE TP_SB_NC_R5 91 NO_TEST=TRUE TP_SB_NC_R6 91 NO_TEST=TRUE TP_SB_NC_R7 91 NO_TEST=TRUE TP_SB_NC_R8 91 NO_TEST=TRUE TP_SB_NC_T1 91 NO_TEST=TRUE TP_SB_NC_T2 91 NO_TEST=TRUE TP_SB_NC_T3 91 NO_TEST=TRUE TP_SB_NC_T4 91 NO_TEST=TRUE TP_SB_NC_T5 91 NO_TEST=TRUE TP_SB_NC_T6 91 NO_TEST=TRUE TP_SB_NC_T7 91 NO_TEST=TRUE TP_SB_NC_T8 91 NO_TEST=TRUE TP_SB_NC_U1 91 NO_TEST=TRUE TP_SB_NC_U2 91 NO_TEST=TRUE TP_SB_NC_U3 91 NO_TEST=TRUE TP_SB_NC_U4 91 NO_TEST=TRUE TP_SB_NC_U5 91 NO_TEST=TRUE TP_SB_NC_U6 91 NO_TEST=TRUE TP_SB_NC_V1 91 NO_TEST=TRUE TP_SB_NC_V2 91 NO_TEST=TRUE TP_SB_NC_V3 91 NO_TEST=TRUE TP_SB_NC_V4 91 NO_TEST=TRUE TP_SB_NC_W1 91 NO_TEST=TRUE TP_SB_NC_W3 91 NO_TEST=TRUE TP_SB_NC_Y1 91 NO_TEST=TRUE TP_SB_NC_Y3 91 NO_TEST=TRUE TP_SATA_CLK25M 27 NO_TEST=TRUE TP_ENET_TCK 87 NO_TEST=TRUE TP_USB2_PWREN<0> 92 NO_TEST=TRUE TP_USB2_PWREN<1> 92 NO_TEST=TRUE TP_DUMMY_A 24 NO_TEST=TRUE TP_DUMMY_B 24 NO_TEST=TRUE TP_RAM_CKE_R<2> 8 </pre> | | | | | | | | | A |


FUNC TEST

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------------------|-----------------------------------|------------------|
| APPLE COMPUTER INC. | SIZE D | DRAWING NUMBER 051-6482 | REV. C |
| | SCALE NONE | SHEET 6 | OF 103 |



| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | BOM OPTION |
|----------|-----|-----------------------|-------------------------|-------------|
| 516S0248 | 1 | POWER SWITCH - 17INCH | SW703 | 17_INCH_LCD |
| 516S0249 | 1 | POWER SWITCH - 20INCH | SW703 | 20_INCH_LCD |


POWER CONN / ALIAS

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | SHT | 7 OF | 103 |
| NONE | | | |


PCI CLOCKS




SMU




DIAG LED




CPU VID<0:5>





BACKUP SMU RESET CIRCUIT




PULSAR ERROR_L LED




| ELECTRICAL_CONSTRAINT_SET | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |
|---------------------------|------------------|-------------------|
| SMU_RESET | 10 MIL SPACING | |
| SMU_RESET | 10 MIL SPACING | |




DOWNLOAD CONNECTOR




PLL LOCK LED




CHKSTOP LED




SHASTA JTAG PULL DOWN




SMU ANALOG VREF




POWER_FAIL_L CONNECTION



AIRPORT CARDGUIDE SMT NUTS



CPU HEATSINK SMT NUTS




SIGNAL ALIAS

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | SHT | 8 OF | 103 |
| NONE | | | |

2.5V VOLTAGE REGULATOR



NOTE:
 SET OUTPUT=2.62V FOR FRAMEBUFFER.
 IRU3037CS VREF=1.25VDC
 $V_{OUT} = V_{REF} * (R_{903} + R_{905}) / R_{905} = 2.62VDC$

PEAK CURRENT OF TOTAL RAILS
 12.68A WITH DIMM TERMINATION
 9.24A WITHOUT DIMM TERMINATION


2.5V VREG

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------------------|-----------------------------------|------------------|
| APPLE COMPUTER INC. | SIZE D | DRAWING NUMBER 051-6482 | REV. C |
| | SCALE NONE | SHT 9 | OF 103 |



5V & 3.3V VREGS

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | SHT | 11 OF | 103 |
| NONE | | | |

| ELECTRICAL_CONSTRAINT_SET | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |
|---------------------------|------------------|-------------------|
| SMU_CLK10M_XTAL | 15 MIL SPACING | SMU_CLK10M_XIN |
| | 15 MIL SPACING | SMU_CLK10M_XOUT |
| | 15 MIL SPACING | SMU_CLK10M_XOUT_B |
| RTC_CLK32K_XTAL | 15 MIL SPACING | RTC_CLK32K_X1 |
| | 15 MIL SPACING | RTC_CLK32K_X2 |

Page Notes

Power aliases required by this page:
 - _PP3V3_ALL_SMU
 - _PP3V3_ALL_RTC
 - _PP3V3_PWRON_SMU
 - _PPVREF_SMU (SMU AVCC or 2.5V reference)

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)


NOTE: CPU current/voltage monitoring (CPU_SENSE_I/CPU_SENSE_V) requires 100K/10uF RC filter at SMU pins. Caps should connect to GND_SMU_AVSS. SMU_VREF should be same signal or reference used by monitoring circuit, but be aware that this will affect other analog inputs such as AC adapter ID.

NOTE: All analog inputs to SMU should have a 100pF capacitor to the SMU AVSS signal (GND_SMU_AVSS). None of those capacitors are provided on this page.


NOTE: Some primary and alternate functions require pull-ups that are not provided on this page. Please review the latest SMU specification to ensure missing pull-ups are provided on another page.

NOTE: Pinout matches SMU pinout v1.51.


System Management Unit



Real Time Clock



SMU Pull-ups / pull-down



Alternate Functions

| Portable | | Consumer | | Tower & Server | |
|------------------------|-----|--------------------|-----|-----------------------|-----|
| Port | | Port | | Port | |
| 13 FAN_RPM3 | 0.4 | 13 FAN_TACH3 | 2.5 | 13 CPU_VID<0> | 6.0 |
| 13 FAN_RPM4 | 0.5 | 13 FAN_TACH4 | 2.6 | 13 CPU_VID<1> | 6.1 |
| 13 FAN_RPM5 | 0.6 | 13 FAN_TACH5 | 2.7 | 13 CPU_VID<2> | 6.2 |
| 13 SYS_POWERFAIL_L | 1.5 | 13 SMU_CHARGE_BATT | 3.6 | 13 I2C_SMU_CPU_SDA_IN | 7.2 |
| 13 SYS_DRIVE_BAY_INT_L | 1.6 | | | 13 I2C_SMU_CPU_SCL_IN | 7.4 |
| 13 SYS_DOOR_AJAR_L | 1.7 | | | | |
| 13 FAN_PWM8 | 7.6 | | | | |


System Management Unit

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


| | | | |
|---------------------|-------|----------------|-----------|
| APPLE COMPUTER INC. | SCALE | DRAWING NUMBER | REV. |
| | NONE | D 051-6482 | C |
| | | SHEET | 13 OF 103 |




CPU LOGIC ANALYZER

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---|------|----------------|------|
|  APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | SHT | 14 OF 103 | |
| NONE | | | |


FAN 1 - Q37 STYLE CPU FAN CONTROL CIRCUIT




OPTICAL TEMP SENSOR



POWER SUPPLY TEMP SENSOR



FAN 2 - Q37 STYLE CPU FAN CONTROL CIRCUIT




FAN 1, 2 & SYSTEM TEMP

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


| | | | |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | SHT | OF | REV. |
| NONE | 16 | 103 | |

FAN 3 - Q37 STYLE SYSTEM FAN CONTROL CIRCUIT



17" HD FAN 603-5520
20" CPU FAN 603-5459


REMOTE HARD DRIVE TEMP SENSOR



FAN 3 & HD TEMP

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | SHT | 17 OF | 103 |
| NONE | | | |



I2C A BUS

I2C B BUS

I2C C BUS

I2C D & E BUS

I2C SB BUS









I2C CONNECTIONS

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

STANDARD CONFIGURATION: SMU IS MASTER OF BUS E WITH RTC AS SLAVE; U3LITE 'B' AND SMU 'D' ARE NOT USED
 TO IMPROVE LATENCY WITH RGB LED - U3LITE 'B' AND SMU 'E' CAN MAKE AN I2C 'E' BUS
 SMU 'D' AND RTC CAN MAKE AN I2C 'D' BUS

| | | | |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | SHT | 18 OF 103 | |
| NONE | | | |

TOTAL CURRENT EXCLUDING LEDS CURRENT < 170 MICRO AMPS



| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | BOM OPTION |
|----------|-----|------------------------|-------------------------|-------------|
| 11483921 | 1 | RES, 39.2 OHM, 1%, 402 | R2103 | 20_INCH_LCD |
| 11481821 | 3 | RES, 18.2 OHM, 1%, 402 | R2100,R2113,R2126 | NOSTUFF |

INDICATOR LED

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

| | | |
|-------|----------------|------|
| SCALE | DRAWING NUMBER | REV. |
| NONE | D 051-6482 | C |
| SHT | 21 OF | 103 |



NOTE:
 SET OUTPUT=1.5VDC FOR U3LITE CORE
 IRU3037CS VREF=1.25VDC
 $V_{OUT} = V_{REF} * (R_{2203} + R_{2205}) / R_{2205} = 1.53VDC$
 7.73A OF PEAK CURRENT DRAW ON PCORE_NB

PPVCORE_NB
 VOLTAGE=1.2V
 MIN_PCK_WIDTH=10MIL
 MIN_LINE_WIDTH=25MIL
 MAKE_BASE=TRUE

CHECK FETS

U3LITE CORE POWER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-----------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | NONE | SHT | 22 OF 103 |


Page Notes

Power aliases required by this page:
 - _PPPCI164_PWRON_SB (to 5V or 3.3V)
 - _PPPCI32_PWRON_SB (to 5V or 3.3V)
 - _PP3V3_PWRON_SB
 - _PP2V5_PWRON_SB
 - _PPVCORE_PWRON_SB (1.2V)
 NOTE: PCI pads use the VIO supply to meet different drive timing characteristics required by the PCI spec for 5V vs. 3.3V operation. Connect _PPPCI32_PWRON_SB to appropriate PCI bus voltage and _PPPCI164_PWRON_SB to same if 64-bit PCI, otherwise 3.3V.

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

Power Sequencing:
 Must power Shasta VCore rail before any other Shasta supplies.




Master: Link

Shasta Core Power

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





MASTER: GILA
LAST MODIFIED: JUNE 10, 04

U3LITE MISC

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | SHT | 24 OF 103 | |
| NONE | | | |

| ELECTRICAL_CONSTRAINT_SET | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |
|---------------------------|------------------|--------------------|
| I2S0_TO_SB | | I2S0_DEV_TO_SB DTI |
| I2S0_TO_DEV | | I2S0_SB_TO_DEV DTO |
| I2S0_TO_DEV | AUDIO | I2S0_MCLK |
| I2S0_BIDIR | | I2S0_BITCLK |
| I2S0_BIDIR | | I2S0_SYNC |
| I2S1_TO_SB | | I2S1_DEV_TO_SB DTI |
| I2S1_TO_DEV | | I2S1_SB_TO_DEV DTO |
| I2S1_TO_DEV | 10 MIL SPACING | I2S1_MCLK |
| I2S1_BIDIR | | I2S1_BITCLK |
| I2S1_BIDIR | | I2S1_SYNC |
| I2S2_TO_SB | | I2S2_DEV_TO_SB DTI |
| I2S2_TO_DEV | | I2S2_SB_TO_DEV DTO |
| I2S2_TO_DEV | 10 MIL SPACING | I2S2_MCLK |
| I2S2_BIDIR | | I2S2_BITCLK |
| I2S2_BIDIR | | I2S2_SYNC |
| SB_CLK18M_XTAL | 15 MIL SPACING | SB_CLK18M_XTALI |
| SB_CLK18M_XTAL | 15 MIL SPACING | SB_CLK18M_XTALO |
| SB_CLK18M_XTAL | 15 MIL SPACING | SB_CLK18M_XTALO_R |
| SB_CLK25M_ATA | 15 MIL SPACING | SB_CLK25M_ATA |


Page Notes

Power aliases required by this page:
 - _PP3V3_PCI
 - _PP3V3_PWRON_SB
 - _PP2V5_PWRON_SB
 - _PP1V2_PWRON_SB


Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 - PCI_64BIT
 Configures Shasta for 64-bit PCI
 NOTE: XGC required for Shasta GPIOs
 - MPIC_NB/MPIC_SB
 Selects whether NorthBridge or SouthBridge MPIC will be used for interrupt controller.

NorthBridge / SouthBridge MPIC Routing





I2S1: Soft Modem
I2S2: S/P-D/F






Re-pin with each RPAK as necessary
DO NOT swap between RPAKS

| Pin | Signal | Component |
|------------|--------------------|-----------|
| 95 25 | I2S0_DEV_TO_SB DTI | RP2510 |
| 103 95 25 | I2S0_SB_TO_DEV DTO | RP2510 |
| 102 25 | I2S0_MCLK | RP2510 |
| 103 102 25 | I2S0_BITCLK | RP2510 |
| 103 95 25 | I2S0_SYNC | RP2510 |
| 94 76 25 6 | I2S1_DEV_TO_SB DTI | RP2520 |
| 94 76 25 6 | I2S1_SB_TO_DEV DTO | RP2520 |
| 94 76 25 6 | I2S1_MCLK | RP2520 |
| 94 25 6 | I2S1_BITCLK | RP2520 |
| 94 25 6 | I2S1_SYNC | RP2520 |
| 94 25 6 | I2S1_RESET L | RP2520 |
| 102 25 | I2S2_DEV_TO_SB DTI | RP2530 |
| 102 25 | I2S2_SB_TO_DEV DTO | RP2530 |
| 102 25 | I2S2_MCLK | RP2530 |
| 102 25 | I2S2_BITCLK | RP2530 |
| 102 25 | I2S2_SYNC | RP2530 |
| 102 | I2S2_RESET L | RP2530 |




AUDIO GPIOs
NOTE: It is the responsibility of the audio circuit to provide the necessary pull-ups & pull-downs.



Shasta Serial / Misc

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



MASTER: GILA
LAST MODIFIED: APR 09, 04


PULSAR POWER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-----------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | NONE | SHT | 26 OF 103 |




MASTER: GILA
LAST MODIFIED: JULY 12, 04

PULSAR CLOCKS

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | SHT | 27 OF | 103 |
| NONE | | | |



| ELECTRICAL_CONSTRAINT_SET | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |
|---------------------------|------------------|-------------------|
| EI_CPU_TO_NB_CLK_P | EI_CPU_TO_NB_CLK | EI_CPU_TO_NB_CLK |
| EI_CPU_TO_NB_CLK_N | EI_CPU_TO_NB_CLK | EI_CPU_TO_NB_CLK |
| EI_NB_TO_CPU_CLK_P | EI_NB_TO_CPU_CLK | EI_NB_TO_CPU_CLK |
| EI_NB_TO_CPU_CLK_N | EI_NB_TO_CPU_CLK | EI_NB_TO_CPU_CLK |
| EI_CPU_TO_NB_AD<0..43> | EI_CPU_TO_NB_CAD | EI_CPU_TO_NB_AD |
| EI_NB_TO_CPU_AD<0..43> | EI_NB_TO_CPU_CAD | EI_NB_TO_CPU_AD |
| EI_CPU_TO_NB_SR<0> | EI_CPU_TO_NB_CAD | EI_CPU_TO_NB_SR0 |
| EI_CPU_TO_NB_SR<N<0> | EI_CPU_TO_NB_CAD | EI_CPU_TO_NB_SR0 |
| EI_CPU_TO_NB_SR<P<1> | EI_CPU_TO_NB_CAD | EI_CPU_TO_NB_SR1 |
| EI_CPU_TO_NB_SR<N<1> | EI_CPU_TO_NB_CAD | EI_CPU_TO_NB_SR1 |
| EI_NB_TO_CPU_SR<P<0> | EI_NB_TO_CPU_CAD | EI_NB_TO_CPU_SR0 |
| EI_NB_TO_CPU_SR<N<0> | EI_NB_TO_CPU_CAD | EI_NB_TO_CPU_SR0 |
| EI_NB_TO_CPU_SR<P<1> | EI_NB_TO_CPU_CAD | EI_NB_TO_CPU_SR1 |
| EI_NB_TO_CPU_SR<N<1> | EI_NB_TO_CPU_CAD | EI_NB_TO_CPU_SR1 |

| U3LITE | U3LITE | U3LITE |
|-----------------|-----------------|--------|
| Pin | Signal | Pin |
| API0_BCLKIP | API0_BCLKIP | D6 |
| API0_BCLKIN | API0_BCLKIN | E6 |
| API0_AD0 | API0_AD0 | J2 |
| API0_AD1 | API0_AD1 | H1 |
| API0_AD2 | API0_AD2 | J1 |
| API0_AD3 | API0_AD3 | K1 |
| API0_AD4 | API0_AD4 | F2 |
| API0_AD5 | API0_AD5 | E1 |
| API0_AD6 | API0_AD6 | J4 |
| API0_AD7 | API0_AD7 | H4 |
| API0_AD8 | API0_AD8 | G1 |
| API0_AD9 | API0_AD9 | H2 |
| API0_AD10 | API0_AD10 | F1 |
| API0_AD11 | API0_AD11 | H5 |
| API0_AD12 | API0_AD12 | H3 |
| API0_AD13 | API0_AD13 | J3 |
| API0_AD14 | API0_AD14 | J5 |
| API0_AD15 | API0_AD15 | J6 |
| API0_AD16 | API0_AD16 | E3 |
| API0_AD17 | API0_AD17 | F4 |
| API0_AD18 | API0_AD18 | E2 |
| API0_AD19 | API0_AD19 | F5 |
| API0_AD20 | API0_AD20 | H6 |
| API0_AD21 | API0_AD21 | J7 |
| API0_AD22 | API0_AD22 | F3 |
| API0_AD23 | API0_AD23 | J8 |
| API0_AD24 | API0_AD24 | F6 |
| API0_AD25 | API0_AD25 | E5 |
| API0_AD26 | API0_AD26 | D5 |
| API0_AD27 | API0_AD27 | E4 |
| API0_AD28 | API0_AD28 | D8 |
| API0_AD29 | API0_AD29 | A5 |
| API0_AD30 | API0_AD30 | C2 |
| API0_AD31 | API0_AD31 | C3 |
| API0_AD32 | API0_AD32 | C5 |
| API0_AD33 | API0_AD33 | C6 |
| API0_AD34 | API0_AD34 | B2 |
| API0_AD35 | API0_AD35 | D1 |
| API0_AD36 | API0_AD36 | B1 |
| API0_AD37 | API0_AD37 | C1 |
| API0_AD38 | API0_AD38 | A6 |
| API0_AD39 | API0_AD39 | C8 |
| API0_AD40 | API0_AD40 | A2 |
| API0_AD41 | API0_AD41 | B3 |
| API0_AD42 | API0_AD42 | A7 |
| API0_AD43 | API0_AD43 | B7 |
| API0_SROPO | API0_SROPO | A3 |
| API0_SRONO | API0_SRONO | A4 |
| API0_SROP1 | API0_SROP1 | B5 |
| API0_SRON1 | API0_SRON1 | B6 |
| API_QREQ0 | API_QREQ0 | E14 |
| API0_APSYNC | API0_APSYNC | E8 |
| API0_SE | API0_SE | H17 |
| API0_CSTR | API0_CSTR | F14 |
| API0_APCLK_AVSS | API0_APCLK_AVSS | G21 |

PLACE R2805 AND R2806 NEAR U3LITE

| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS: |
|-------------|---------------------------|------------|---------|-----------------------|
| 35380920 | 35380867 | | U2850 | PERICOM ANALOG SWITCH |
| 35380924 | 35380867 | | U2850 | MAXIM ANALOG SWITCH |

PLACE QREQ CIRCUITS BETWEEN CPU AND U3LITE

MASTER: GILA
LAST MODIFIED: JULY 14, 04

U3LITE APPLE PI

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|-------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | SHEET | 28 OF 103 | |
| NONE | | | |



SELECT PROCESSOR CLOCK MULTIPLIER. PROCESSOR CLOCK(MHZ)= SYSTCLOCK * PLLMULT.

| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | BOM OPTION |
|----------|-----|--------------------------|-------------------------|------------|
| 114S1103 | 1 | RES,1K OHM,1/16W,5%,0402 | R3034 | EI_3T01 |
| 114S1103 | 1 | RES,1K OHM,1/16W,5%,0402 | R3018 | EI_2T01 |

SELECT EI BUS DIVIDER. BUS DATA RATE(BPS)= (PROCESSOR CLOCK) / BUSCFG.

| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | BOM OPTION |
|----------|-----|--------------------------|-------------------------|------------|
| 114S1103 | 3 | RES,1K OHM,1/16W,5%,0402 | R3024,R3026,R3028 | EI_2T01 |
| 114S1103 | 3 | RES,1K OHM,1/16W,5%,0402 | R3024,R3026,R3012 | EI_3T01 |
| 114S1103 | 3 | RES,1K OHM,1/16W,5%,0402 | R3024,R3010,R3028 | NOSTUFF |
| 114S1103 | 3 | RES,1K OHM,1/16W,5%,0402 | R3024,R3010,R3012 | NOSTUFF |
| 114S1103 | 3 | RES,1K OHM,1/16W,5%,0402 | R3008,R3026,R3028 | NOSTUFF |
| 114S1103 | 3 | RES,1K OHM,1/16W,5%,0402 | R3008,R3010,R3012 | NOSTUFF |
| 114S1103 | 3 | RES,1K OHM,1/16W,5%,0402 | R3008,R3010,R3012 | NOSTUFF |

SELECT ELASTIC MODE OR BYPASS.

| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | BOM OPTION |
|----------|-----|--------------------------|-------------------------|------------|
| 114S1103 | 1 | RES,1K OHM,1/16W,5%,0402 | R3036 | |
| 114S1103 | 1 | RES,1K OHM,1/16W,5%,0402 | R3020 | NOSTUFF |

SELECT PLL FREQUENCY RANGE.


| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | BOM OPTION |
|----------|-----|--------------------------|-------------------------|----------------|
| 114S1103 | 2 | RES,1K OHM,1/16W,5%,0402 | R3030,R3032 | CPU_PLL_LOW |
| 114S1103 | 2 | RES,1K OHM,1/16W,5%,0402 | R3030,R3016 | CPU_PLL_HIGH |
| 114S1103 | 2 | RES,1K OHM,1/16W,5%,0402 | R3014,R3032 | CPU_PLL_MEDIUM |
| 114S1103 | 2 | RES,1K OHM,1/16W,5%,0402 | R3014,R3016 | NOSTUFF |

>= 1.8 GHZ *
<= 1.6 GHZ *

| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | BOM OPTION |
|----------|-----|--------------------------|-------------------------|--------------|
| 114S1103 | 1 | RES,1K OHM,1/16W,5%,0402 | R3022 | AVPRESET OFF |
| 114S1103 | 1 | RES,1K OHM,1/16W,5%,0402 | R3038 | AVPRESET ON |

* STUFF THESE ON Q45.

SYSTEM CONFIGURATION




MASTER: GILA
LAST MODIFIED: APR 27, 04

CPU STRAPS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | SHT | OF | |
| NONE | 30 | 103 | |



| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | BOM OPTION |
|-------------------|-----|------------------|-------------------------|--------------|
| CRITICAL 353S0806 | 1 | VREG MM1572 2.6V | VR3100 | CPU_AVDD_2V6 |
| CRITICAL 353S0886 | 1 | VREG MM1572 2.7V | VR3100 | CPU_AVDD_2V7 |
| CRITICAL 353S0807 | 1 | VREG MM1572 2.8V | VR3100 | CPU_AVDD_2V8 |


MASTER: GILA
LAST MODIFIED: JULY 9, 04

CPU POWER AND BYPASS

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | SHT | OF | |
| NONE | 31 | 103 | |


PLACE ALL THESE PARTS VERY CLOSE TO U2900






MASTER: GILA
 LAST MODIFIED: APR 09, 04

PROC DECOUPLING

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---|------|----------------|------|
|  APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | SHT | OF | |
| NONE | 32 | 103 | |






| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | BOM OPTION |
|----------|-----|-------------|-------------------------|-------------|
| 376S0130 | 1 | ON SEMI FET | Q3410 | ON_SEMI |
| 376S0146 | 1 | ON SEMI FET | Q3411 | ON_SEMI |
| 376S0130 | 1 | ON SEMI FET | Q3420 | 4PHASE_ON |
| 376S0146 | 1 | ON SEMI FET | Q3421 | 4PHASE_ON |
| 376S0204 | 1 | VISHAY FET | Q3420 | 4PHASE_VISH |
| 376S0207 | 1 | VISHAY FET | Q3421 | 4PHASE_VISH |

CPU VREG

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | SHT | 34 OF | 103 |
| NONE | | | |




CPU VREG OUTPUT CAPS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|-------|------|----------------|------|
| | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | SHT | 35 OF 103 | |
| NONE | | | |



THESE SIGNALS HAVE A MIN_LINE_WIDTH=10MIL AND MIN_NECK_WIDTH=8MIL

POWER MONITOR

PLACE CLOSE TO U2900

NEEDED FOR FMAX



PLACE AT BOARD EDGE

CPU DIODE CONDITIONER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|---------------|----------------------------|-----------|
| APPLE COMPUTER INC. | SIZE D | DRAWING NUMBER 051-6482 | REV. C |
| | SCALE NONE | SHEET 36 | OF 103 |



MASTER: GILA
LAST MODIFIED: APR 12, 04


U3LITE MEMORY

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | SHT | 37 OF 103 | |
| NONE | | | |


| 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | | |
|---|---|---|---|---|---|---|--|---|---|
| <p>ALL R PACKS ARE 1/16W 5%</p> | | | | | | ELECTRICAL_CONSTRAINT_SET | NET_PHYSICAL_TYPE | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |
| <p>38 37 RAM DO R<7> RP3836 4 5 22 RAM DO<7> 38 40 44</p> <p>38 37 RAM DO R<2> RP3836 1 8 22 RAM DO<2> 38 40 44</p> <p>38 37 RAM DO R<0> RP3836 3 6 22 RAM DO<0> 38 40 44</p> <p>38 37 RAM DO R<3> RP3836 2 7 22 RAM DO<3> 38 40 44</p> <p>38 37 RAM DO R<1> RP3816 1 8 22 RAM DO<1> 38 40 44</p> <p>38 37 RAM DO R<4> RP3816 2 7 22 RAM DO<4> 38 40 44</p> <p>38 37 RAM DO R<6> RP3816 4 5 22 RAM DO<6> 38 40 44</p> <p>38 37 RAM DO R<5> RP3816 3 6 22 RAM DO<5> 38 40 44</p> <p>38 37 RAM DO R<9> RP3801 4 5 22 RAM DO<9> 38 40 44</p> <p>38 37 RAM DO R<10> RP3801 1 8 22 RAM DO<10> 38 40 44</p> <p>38 37 RAM DO R<11> RP3801 3 6 22 RAM DO<11> 38 40 44</p> <p>38 37 RAM DO R<14> RP3801 4 5 22 RAM DO<14> 38 40 44</p> <p>38 37 RAM DO R<12> RP3835 2 7 22 RAM DO<12> 38 40 44</p> <p>38 37 RAM DO R<13> RP3801 2 7 22 RAM DO<13> 38 40 44</p> <p>38 37 RAM DO R<15> RP3835 1 8 22 RAM DO<15> 38 40 44</p> <p>38 37 RAM DO R<8> RP3835 3 6 22 RAM DO<8> 38 40 44</p> <p>38 37 RAM DO R<17> RP3822 1 8 22 RAM DO<17> 38 40 44</p> <p>38 37 RAM DO R<22> RP3822 4 5 22 RAM DO<22> 38 40 44</p> <p>38 37 RAM DO R<19> RP3822 2 7 22 RAM DO<19> 38 40 44</p> <p>38 37 RAM DO R<18> RP3822 3 6 22 RAM DO<18> 38 40 44</p> <p>38 37 RAM DO R<20> RP3823 3 6 22 RAM DO<20> 38 40 44</p> <p>38 37 RAM DO R<16> RP3823 4 5 22 RAM DO<16> 38 40 44</p> <p>38 37 RAM DO R<21> RP3823 2 7 22 RAM DO<21> 38 40 44</p> <p>38 37 RAM DO R<23> RP3823 1 8 22 RAM DO<23> 38 40 44</p> <p>38 37 RAM DO R<30> RP3808 3 6 22 RAM DO<30> 38 40 44</p> <p>38 37 RAM DO R<26> RP3824 2 7 22 RAM DO<26> 38 40 44</p> <p>38 37 RAM DO R<24> RP3808 1 8 22 RAM DO<24> 38 40 44</p> <p>38 37 RAM DO R<27> RP3824 1 8 22 RAM DO<27> 38 40 44</p> <p>38 37 RAM DO R<28> RP3808 4 5 22 RAM DO<28> 38 40 44</p> <p>38 37 RAM DO R<31> RP3808 2 7 22 RAM DO<31> 38 40 44</p> <p>38 37 RAM DO R<29> RP3824 4 5 22 RAM DO<29> 38 40 44</p> <p>38 37 RAM DO R<25> RP3824 3 6 22 RAM DO<25> 38 40 44</p> <p>38 37 RAM DO R<32> RP3826 4 5 22 RAM DO<32> 38 40 44</p> <p>38 37 RAM DO R<35> RP3807 2 7 22 RAM DO<35> 38 40 44</p> <p>38 37 RAM DO R<38> RP3826 2 7 22 RAM DO<38> 38 40 44</p> <p>38 37 RAM DO R<37> RP3807 4 5 22 RAM DO<37> 38 40 44</p> <p>38 37 RAM DO R<39> RP3826 3 6 22 RAM DO<39> 38 40 44</p> <p>38 37 RAM DO R<33> RP3807 3 6 22 RAM DO<33> 38 40 44</p> <p>38 37 RAM DO R<34> RP3807 1 8 22 RAM DO<34> 38 40 44</p> <p>38 37 RAM DO R<36> RP3826 1 8 22 RAM DO<36> 38 40 44</p> <p>38 37 RAM DO R<47> RP3811 2 7 22 RAM DO<47> 38 40 44</p> <p>38 37 RAM DO R<46> RP3811 1 8 22 RAM DO<46> 38 40 44</p> <p>38 37 RAM DO R<43> RP3814 2 7 22 RAM DO<43> 38 40 44</p> <p>38 37 RAM DO R<41> RP3814 1 8 22 RAM DO<41> 38 40 44</p> <p>38 37 RAM DO R<45> RP3811 4 5 22 RAM DO<45> 38 40 44</p> <p>38 37 RAM DO R<42> RP3814 3 6 22 RAM DO<42> 38 40 44</p> <p>38 37 RAM DO R<40> RP3814 4 5 22 RAM DO<40> 38 40 44</p> <p>38 37 RAM DO R<44> RP3811 3 6 22 RAM DO<44> 38 40 44</p> <p>38 37 RAM DO R<51> RP3830 4 5 22 RAM DO<51> 38 40 44</p> <p>38 37 RAM DO R<50> RP3830 2 7 22 RAM DO<50> 38 40 44</p> <p>38 37 RAM DO R<49> RP3830 1 8 22 RAM DO<49> 38 40 44</p> <p>38 37 RAM DO R<48> RP3830 3 6 22 RAM DO<48> 38 40 44</p> <p>38 37 RAM DO R<52> RP3812 2 7 22 RAM DO<52> 38 40 44</p> <p>38 37 RAM DO R<53> RP3812 3 6 22 RAM DO<53> 38 40 44</p> <p>38 37 RAM DO R<54> RP3812 4 5 22 RAM DO<54> 38 40 44</p> <p>38 37 RAM DO R<55> RP3812 1 8 22 RAM DO<55> 38 40 44</p> <p>38 37 RAM DO R<56> RP3813 1 8 22 RAM DO<56> 38 40 44</p> <p>38 37 RAM DO R<63> RP3831 4 5 22 RAM DO<63> 38 40 44</p> <p>38 37 RAM DO R<59> RP3813 2 7 22 RAM DO<59> 38 40 44</p> <p>38 37 RAM DO R<61> RP3831 2 7 22 RAM DO<61> 38 40 44</p> <p>38 37 RAM DO R<57> RP3831 3 6 22 RAM DO<57> 38 40 44</p> <p>38 37 RAM DO R<60> RP3831 1 8 22 RAM DO<60> 38 40 44</p> <p>38 37 RAM DO R<58> RP3813 3 6 22 RAM DO<58> 38 40 44</p> <p>38 37 RAM DO R<62> RP3813 4 5 22 RAM DO<62> 38 40 44</p> | <p>38 37 RAM DO R<68> RP3818 2 7 22 RAM DO<68> 38 40 45</p> <p>38 37 RAM DO R<65> RP3805 2 7 22 RAM DO<65> 38 40 45</p> <p>38 37 RAM DO R<70> RP3818 4 5 22 RAM DO<70> 38 40 45</p> <p>38 37 RAM DO R<66> RP3805 1 8 22 RAM DO<66> 38 40 45</p> <p>38 37 RAM DO R<71> RP3818 3 6 22 RAM DO<71> 38 40 45</p> <p>38 37 RAM DO R<64> RP3805 4 5 22 RAM DO<64> 38 40 45</p> <p>38 37 RAM DO R<67> RP3805 3 6 22 RAM DO<67> 38 40 45</p> <p>38 37 RAM DO R<69> RP3818 1 8 22 RAM DO<69> 38 40 45</p> <p>38 37 RAM DO R<74> RP3817 3 6 22 RAM DO<74> 38 40 45</p> <p>38 37 RAM DO R<73> RP3802 4 5 22 RAM DO<73> 38 40 45</p> <p>38 37 RAM DO R<72> RP3817 2 7 22 RAM DO<72> 38 40 45</p> <p>38 37 RAM DO R<75> RP3817 4 5 22 RAM DO<75> 38 40 45</p> <p>38 37 RAM DO R<78> RP3802 2 7 22 RAM DO<78> 38 40 45</p> <p>38 37 RAM DO R<79> RP3817 1 8 22 RAM DO<79> 38 40 45</p> <p>38 37 RAM DO R<77> RP3802 1 8 22 RAM DO<77> 38 40 45</p> <p>38 37 RAM DO R<76> RP3802 3 6 22 RAM DO<76> 38 40 45</p> <p>38 37 RAM DO R<87> RP3806 2 7 22 RAM DO<87> 38 40 45</p> <p>38 37 RAM DO R<86> RP3821 1 8 22 RAM DO<86> 38 40 45</p> <p>38 37 RAM DO R<81> RP3821 4 5 22 RAM DO<81> 38 40 45</p> <p>38 37 RAM DO R<80> RP3821 2 7 22 RAM DO<80> 38 40 45</p> <p>38 37 RAM DO R<84> RP3806 1 8 22 RAM DO<84> 38 40 45</p> <p>38 37 RAM DO R<85> RP3806 3 6 22 RAM DO<85> 38 40 45</p> <p>38 37 RAM DO R<83> RP3821 3 6 22 RAM DO<83> 38 40 45</p> <p>38 37 RAM DO R<82> RP3806 4 5 22 RAM DO<82> 38 40 45</p> <p>38 37 RAM DO R<91> RP3819 3 6 22 RAM DO<91> 38 40 45</p> <p>38 37 RAM DO R<93> RP3819 1 8 22 RAM DO<93> 38 40 45</p> <p>38 37 RAM DO R<94> RP3803 2 7 22 RAM DO<94> 38 40 45</p> <p>38 37 RAM DO R<90> RP3819 4 5 22 RAM DO<90> 38 40 45</p> <p>38 37 RAM DO R<88> RP3803 4 5 22 RAM DO<88> 38 40 45</p> <p>38 37 RAM DO R<89> RP3819 2 7 22 RAM DO<89> 38 40 45</p> <p>38 37 RAM DO R<92> RP3803 2 7 22 RAM DO<92> 38 40 45</p> <p>38 37 RAM DO R<95> RP3803 1 8 22 RAM DO<95> 38 40 45</p> <p>38 37 RAM DO R<98> RP3820 4 5 22 RAM DO<98> 38 40 45</p> <p>38 37 RAM DO R<96> RP3820 3 6 22 RAM DO<96> 38 40 45</p> <p>38 37 RAM DO R<103> RP3820 2 7 22 RAM DO<103> 38 40 45</p> <p>38 37 RAM DO R<97> RP3820 1 8 22 RAM DO<97> 38 40 45</p> <p>38 37 RAM DO R<100> RP3825 2 7 22 RAM DO<100> 38 40 45</p> <p>38 37 RAM DO R<99> RP3825 3 6 22 RAM DO<99> 38 40 45</p> <p>38 37 RAM DO R<102> RP3825 1 8 22 RAM DO<102> 38 40 45</p> <p>38 37 RAM DO R<101> RP3825 4 5 22 RAM DO<101> 38 40 45</p> <p>38 37 RAM DO R<111> RP3809 1 8 22 RAM DO<111> 38 40 45</p> <p>38 37 RAM DO R<106> RP3809 2 7 22 RAM DO<106> 38 40 45</p> <p>38 37 RAM DO R<105> RP3809 2 7 22 RAM DO<105> 38 40 45</p> <p>38 37 RAM DO R<108> RP3829 2 7 22 RAM DO<108> 38 40 45</p> <p>38 37 RAM DO R<107> RP3829 4 5 22 RAM DO<107> 38 40 45</p> <p>38 37 RAM DO R<110> RP3829 3 6 22 RAM DO<110> 38 40 45</p> <p>38 37 RAM DO R<104> RP3809 4 5 22 RAM DO<104> 38 40 45</p> <p>38 37 RAM DO R<109> RP3829 1 8 22 RAM DO<109> 38 40 45</p> <p>38 37 RAM DO R<119> RP3828 4 5 22 RAM DO<119> 38 40 45</p> <p>38 37 RAM DO R<112> RP3815 2 7 22 RAM DO<112> 38 40 45</p> <p>38 37 RAM DO R<117> RP3815 1 8 22 RAM DO<117> 38 40 45</p> <p>38 37 RAM DO R<118> RP3828 1 8 22 RAM DO<118> 38 40 45</p> <p>38 37 RAM DO R<113> RP3815 2 7 22 RAM DO<113> 38 40 45</p> <p>38 37 RAM DO R<115> RP3828 3 6 22 RAM DO<115> 38 40 45</p> <p>38 37 RAM DO R<116> RP3828 2 7 22 RAM DO<116> 38 40 45</p> <p>38 37 RAM DO R<114> RP3815 4 5 22 RAM DO<114> 38 40 45</p> <p>38 37 RAM DO R<121> RP3827 3 6 22 RAM DO<121> 38 40 45</p> <p>38 37 RAM DO R<124> RP3827 2 7 22 RAM DO<124> 38 40 45</p> <p>38 37 RAM DO R<120> RP3827 4 5 22 RAM DO<120> 38 40 45</p> <p>38 37 RAM DO R<123> RP3810 2 7 22 RAM DO<123> 38 40 45</p> <p>38 37 RAM DO R<125> RP3827 1 8 22 RAM DO<125> 38 40 45</p> <p>38 37 RAM DO R<122> RP3810 4 5 22 RAM DO<122> 38 40 45</p> <p>38 37 RAM DO R<126> RP3810 1 8 22 RAM DO<126> 38 40 45</p> <p>38 37 RAM DO R<127> RP3810 3 6 22 RAM DO<127> 38 40 45</p> | <p>38 37 RAM CLK A P R R3816 1 2 15 RAM CLK A P 38 40</p> <p>38 37 RAM CLK A N R R3817 1 2 15 RAM CLK A N 38 40</p> <p>38 37 RAM CLK B P R R3818 1 2 15 RAM CLK B P 38 40</p> <p>38 37 RAM CLK B N R R3819 1 2 15 RAM CLK B N 38 40</p> <p>38 37 RAM CLK C P R R3820 1 2 15 RAM CLK C P 38 40</p> <p>38 37 RAM CLK C N R R3821 1 2 15 RAM CLK C N 38 40</p> <p>38 37 RAM CLK D P R R3822 1 2 15 RAM CLK D P 38 40</p> <p>38 37 RAM CLK D N R R3823 1 2 15 RAM CLK D N 38 40</p> <p>38 37 RAM CLK E P R R3824 1 2 15 RAM CLK E P 38 40</p> <p>38 37 RAM CLK E N R R3825 1 2 15 RAM CLK E N 38 40</p> <p>38 37 RAM CLK F P R R3826 1 2 15 RAM CLK F P 38 40</p> <p>38 37 RAM CLK F N R R3827 1 2 15 RAM CLK F N 38 40</p> | <p>38 37 RAM CLK A P R 38 40 44</p> <p>38 37 RAM CLK A N R 38 40 44</p> <p>38 37 RAM CLK B P R 38 40 44</p> <p>38 37 RAM CLK B N R 38 40 44</p> <p>38 37 RAM CLK C P R 38 40 44</p> <p>38 37 RAM CLK C N R 38 40 44</p> <p>38 37 RAM CLK D P R 38 40 44</p> <p>38 37 RAM CLK D N R 38 40 44</p> <p>38 37 RAM CLK E P R 38 40 44</p> <p>38 37 RAM CLK E N R 38 40 44</p> <p>38 37 RAM CLK F P R 38 40 44</p> <p>38 37 RAM CLK F N R 38 40 44</p> <p>40 38 RAM CLK A P RAM_CLK0 38 40 44</p> <p>40 38 RAM CLK A N RAM_CLK0 38 40 44</p> <p>40 38 RAM CLK B P RAM_CLK0 38 40 44</p> <p>40 38 RAM CLK B N RAM_CLK0 38 40 44</p> <p>40 38 RAM CLK C P RAM_CLK0 38 40 44</p> <p>40 38 RAM CLK C N RAM_CLK0 38 40 44</p> <p>40 38 RAM CLK D P RAM_CLK1 38 40 44</p> <p>40 38 RAM CLK D N RAM_CLK1 38 40 44</p> <p>40 38 RAM CLK E P RAM_CLK1 38 40 44</p> <p>40 38 RAM CLK E N RAM_CLK1 38 40 44</p> <p>40 38 RAM CLK F P RAM_CLK1 38 40 44</p> <p>40 38 RAM CLK F N RAM_CLK1 38 40 44</p> | <p>38 37 RAM_CKE R<4> RP3841 3 6 15 RAM_CKE<4> 38 40 45</p> <p>38 37 RAM_CKE R<5> RP3841 4 5 15 RAM_CKE<5> 38 40 45</p> <p>38 37 RAM_CKE R<0> RP3841 2 7 15 RAM_CKE<0> 38 40 44</p> <p>38 37 RAM_CKE R<1> RP3841 1 8 15 RAM_CKE<1> 38 40 44</p> <p>38 37 RAM_CS L R<8> RP3842 1 8 15 RAM_CS L<8> 38 40 45</p> <p>38 37 RAM_CS L R<9> RP3842 2 7 15 RAM_CS L<9> 38 40 45</p> <p>38 37 RAM_CS L R<1> RP3842 3 6 15 RAM_CS L<1> 38 40 44</p> <p>38 37 RAM_CS L R<0> RP3842 4 5 15 RAM_CS L<0> 38 40 44</p> | <p>38 37 RAM_CKE R<4> 38 40 45</p> <p>38 37 RAM_CKE R<5> 38 40 45</p> <p>38 37 RAM_CKE R<0> 38 40 44</p> <p>38 37 RAM_CKE R<1> 38 40 44</p> <p>38 37 RAM_CS L R<8> 38 40 45</p> <p>38 37 RAM_CS L R<9> 38 40 45</p> <p>38 37 RAM_CS L R<1> 38 40 44</p> <p>38 37 RAM_CS L R<0> 38 40 44</p> | <p>38 37 RAM_A R<11> RP3832 3 6 15 RAM_A R<11> 38 40 44</p> <p>38 37 RAM_A R<1> RP3832 4 5 15 RAM_A R<1> 38 40 44</p> <p>38 37 RAM_A R<10> RP3832 2 7 15 RAM_A R<10> 38 40 45</p> <p>38 37 RAM_WE L R RP3800 4 5 15 RAM_WE L 38 40 45</p> <p>38 37 RAM_A R<4> RP3833 3 6 15 RAM_A R<4> 38 40 44</p> <p>38 37 RAM_A R<6> RP3833 2 7 15 RAM_A R<6> 38 40 44</p> <p>38 37 RAM_A R<7> RP3834 1 8 15 RAM_A R<7> 38 40 44</p> <p>38 37 RAM_A R<12> RP3800 3 6 15 RAM_A R<12> 38 40 44</p> <p>38 37 RAM_A R<2> RP3834 2 7 15 RAM_A R<2> 38 40 44</p> <p>38 37 RAM_A R<0> RP3833 4 5 15 RAM_A R<0> 38 40 44</p> <p>38 37 RAM_A R<5> RP3832 1 8 15 RAM_A R<5> 38 40 44</p> <p>38 37 RAM_A R<13> RP3800 2 7 15 RAM_A R<13> 38 40 44</p> <p>38 37 RAM_A R<3> RP3800 1 8 15 RAM_A R<3> 38 40 44</p> <p>38 37 RAM_CAS L R RP3804 1 8 15 RAM_CAS L 38 40 45</p> <p>38 37 RAM_BA R<0> RP3804 4 5 15 RAM_BA R<0> 38 40 45</p> <p>38 37 RAM_BA R<1> RP3804 2 7 15 RAM_BA R<1> 38 40 45</p> <p>38 37 RAM_RAS L R RP3804 3 6 15 RAM_RAS L 38 40 45</p> <p>38 37 RAM_A R<9> RP3834 3 6 15 RAM_A R<9> 38 40 44</p> <p>38 37 RAM_A R<8> RP3834 4 5 15 RAM_A R<8> 38 40 44</p> | <p>38 37 RAM_A R<11> 38 40 44</p> <p>38 37 RAM_A R<1> 38 40 44</p> <p>38 37 RAM_A R<10> 38 40 45</p> <p>38 37 RAM_WE L R 38 40 45</p> <p>38 37 RAM_A R<4> 38 40 44</p> <p>38 37 RAM_A R<6> 38 40 44</p> <p>38 37 RAM_A R<7> 38 40 44</p> <p>38 37 RAM_A R<12> 38 40 44</p> <p>38 37 RAM_A R<2> 38 40 44</p> <p>38 37 RAM_A R<0> 38 40 44</p> <p>38 37 RAM_A R<5> 38 40 44</p> <p>38 37 RAM_A R<13> 38 40 44</p> <p>38 37 RAM_A R<3> 38 40 44</p> <p>38 37 RAM_CAS L R 38 40 45</p> <p>38 37 RAM_BA R<0> 38 40 45</p> <p>38 37 RAM_BA R<1> 38 40 45</p> <p>38 37 RAM_RAS L R 38 40 45</p> <p>38 37 RAM_A R<9> 38 40 44</p> <p>38 37 RAM_A R<8> 38 40 44</p> | <p>44 40 38 RAM_CKE<0> RAM_CKECS0 38 40 44</p> <p>44 40 38 RAM_CKE<1> RAM_CKECS0 38 40 44</p> <p>44 40 38 RAM_CKE<4> RAM_CKECS1 38 40 44</p> <p>44 40 38 RAM_CKE<5> RAM_CKECS1 38 40 44</p> <p>38 37 RAM_CS L R<1..0> RAM_CAD 38 40 44</p> <p>38 37 RAM_CS L R<9..8> RAM_CAD 38 40 44</p> <p>44 40 38 RAM_CS L<0> RAM_CKECS0 38 40 44</p> <p>44 40 38 RAM_CS L<8> RAM_CKECS0 38 40 44</p> <p>44 40 38 RAM_CS L<8> RAM_CKECS1 38 40 44</p> <p>44 40 38 RAM_CS L<9> RAM_CKECS1 38 40 44</p> <p>38 37 RAM_DQS R<15..0> RAM_CAD 38 40 44</p> <p>38 37 RAM_DQS R<127..0> RAM_CAD 38 40 44</p> <p>44 40 38 RAM_DQS<0> RAM_DQS0 38 40 44</p> <p>44 40 38 RAM_DQS<7..0> RAM_DQS0 38 40 44</p> <p>44 40 38 RAM_DQS<1> RAM_DQS1 38 40 44</p> <p>44 40 38 RAM_DQS<15..8> RAM_DQS1 38 40 44</p> <p>44 40 38 RAM_DQS<2> RAM_DQS2 38 40 44</p> <p>44 40 38 RAM_DQS<23..16> RAM_DQS2 38 40 44</p> <p>44 40 38 RAM_DQS<3> RAM_DQS3 38 40 44</p> <p>44 40 38 RAM_DQS<31..24> RAM_DQS3 38 40 44</p> <p>44 40 38 RAM_DQS<4> RAM_DQS4 38 40 44</p> <p>44 40 38 RAM_DQS<39..32> RAM_DQS4 38 40 44</p> <p>44 40 38 RAM_DQS<5> RAM_DQS5 38 40 44</p> <p>44 40 38 RAM_DQS<47..40> RAM_DQS5 38 40 44</p> <p>44 40 38 RAM_DQS<6> RAM_DQS6 38 40 44</p> <p>44 40 38 RAM_DQS<55..48> RAM_DQS6 38 40 44</p> <p>44 40 38 RAM_DQS<7> RAM_DQS7 38 40 44</p> <p>44 40 38 RAM_DQS<63..56> RAM_DQS7 38 40 44</p> <p>44 40 38 RAM_DQS<8> RAM_DQS8 38 40 44</p> <p>44 40 38 RAM_DQS<71..64> RAM_DQS8 38 40 44</p> <p>44 40 38 RAM_DQS<9> RAM_DQS9 38 40 44</p> <p>44 40 38 RAM_DQS<79..72> RAM_DQS9 38 40 44</p> <p>44 40 38 RAM_DQS<10> RAM_DQS10 38 40 44</p> <p>44 40 38 RAM_DQS<87..80> RAM_DQS10 38 40 44</p> <p>44 40 38 RAM_DQS<11> RAM_DQS11 38 40 44</p> <p>44 40 38 RAM_DQS<95..88> RAM_DQS11 38 40 44</p> <p>44 40 38 RAM_DQS<12> RAM_DQS12 38 40 44</p> <p>44 40 38 RAM_DQS<103..96> RAM_DQS12 38 40 44</p> <p>44 40 38 RAM_DQS<13> RAM_DQS13 38 40 44</p> <p>44 40 38 RAM_DQS<111..104> RAM_DQS13 38 40 44</p> <p>44 40 38 RAM_DQS<14> RAM_DQS14 38 40 44</p> <p>44 40 38 RAM_DQS<119..112> RAM_DQS14 38 40 44</p> <p>44 40 38 RAM_DQS<15> RAM_DQS15 38 40 44</p> <p>44 40 38 RAM_DQS<127..120> RAM_DQS15 38 40 44</p> <p>38 37 RAM_A R<13..0> RAM_CAD 38 40 44</p> <p>38 37 RAM_BA R<1..0> RAM_CAD 38 40 44</p> <p>38 37 RAM_RAS L R RAM_CAD 38 40 44</p> <p>38 37 RAM_CAS L R RAM_CAD 38 40 44</p> <p>38 37 RAM_WE L R RAM_CAD 38 40 44</p> <p>44 40 38 RAM_A<13..0> RAM_A_CTL 38 40 44</p> <p>44 40 38 RAM_BA<1..0> RAM_A_CTL 38 40 44</p> <p>44 40 38 RAM_RAS L RAM_A_CTL 38 40 44</p> <p>44 40 38 RAM_CAS L RAM_A_CTL 38 40 44</p> <p>44 40 38 RAM_WE L RAM_A_CTL 38 40 44</p> | <p>38 37 RAM_CLK A P R 38 40 44</p> <p>38 37 RAM_CLK A N R 38 40 44</p> <p>38 37 RAM_CLK B P R 38 40 44</p> <p>38 37 RAM_CLK B N R 38 40 44</p> <p>38 37 RAM_CLK C P R 38 40 44</p> <p>38 37 RAM_CLK C N R 38 40 44</p> <p>38 37 RAM_CLK D P R 38 40 44</p> <p>38 37 RAM_CLK D N R 38 40 44</p> <p>38 37 RAM_CLK E P R 38 40 44</p> <p>38 37 RAM_CLK E N R 38 40 44</p> <p>38 37 RAM_CLK F P R 38 40 44</p> <p>38 37 RAM_CLK F N R 38 40 44</p> <p>40 38 RAM_CLK A P RAM_CLK0 38 40 44</p> <p>40 38 RAM_CLK A N RAM_CLK0 38 40 44</p> <p>40 38 RAM_CLK B P RAM_CLK0 38 40 44</p> <p>40 38 RAM_CLK B N RAM_CLK0 38 40 44</p> <p>40 38 RAM_CLK C P RAM_CLK0 38 40 44</p> <p>40 38 RAM_CLK C N RAM_CLK0 38 40 44</p> <p>40 38 RAM_CLK D P RAM_CLK1 38 40 44</p> <p>40 38 RAM_CLK D N RAM_CLK1 38 40 44</p> <p>40 38 RAM_CLK E P RAM_CLK1 38 40 44</p> <p>40 38 RAM_CLK E N RAM_CLK1 38 40 44</p> <p>40 38 RAM_CLK F P RAM_CLK1 38 40 44</p> <p>40 38 RAM_CLK F N RAM_CLK1 38 40 44</p> <p>38 37 RAM_CAD 38 40 44</p> |



PARALLEL TERM

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------------------|-----------------------------------|------------------|
| APPLE COMPUTER INC. | SIZE D | DRAWING NUMBER 051-6482 | REV. C |
| | SCALE NONE | SHEET 44 OF 103 | |



PARALLEL TERM

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------------------|-----------------------------------|------------------|
| APPLE COMPUTER INC. | SIZE D | DRAWING NUMBER 051-6482 | REV. C |
| | SCALE NONE | SHEET 45 OF 103 | |


ONLY STUFF ONE VTT VREG



MEM TERM VREGS

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | SHT | 46 OF | 103 |
| NONE | | | |



U3LITE AGP





NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | SHT | 48 OF 103 | |
| NONE | | | |

MASTER: GILA
 LAST MODIFIED: APR 12, 04


| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | BOM OPTION |
|----------|-----|--------------------------|-------------------------|------------|
| 338S0176 | 1 | IC,NV18B,GRAPHIC CTRL,C1 | U4900 | NV18B |
| 338S0175 | 1 | IC,NV34,GRAPHIC CTRL,B1 | U4900 | NV34 |

U3LITE AGP I/O REFERENCE
(PLACE CLOSE TO GPU AGP BALLS)



DOES HOOP UP AGP_BUSY_L & STOP_AGP_L TO 3.3V OR 1.5V?

AGP VERSION SELECT
(LOW = AGP V3.X)
(HIGH = AGP V2.X)




| | | | |
|----|----------------|------|-----------------------|
| 48 | AGP_AD<0> | AJ28 | PCIAD0 |
| 48 | AGP_AD<1> | AK28 | PCIAD1 |
| 48 | AGP_AD<2> | AH27 | PCIAD2 |
| 48 | AGP_AD<3> | AK27 | PCIAD3 |
| 48 | AGP_AD<4> | AJ27 | PCIAD4 |
| 48 | AGP_AD<5> | AH26 | PCIAD5 |
| 48 | AGP_AD<6> | AJ26 | PCIAD6 |
| 48 | AGP_AD<7> | AH25 | PCIAD7 |
| 48 | AGP_AD<8> | AH23 | PCIAD8 |
| 48 | AGP_AD<9> | AJ23 | PCIAD9 |
| 48 | AGP_AD<10> | AH22 | PCIAD10 |
| 48 | AGP_AD<11> | AJ22 | PCIAD11 |
| 48 | AGP_AD<12> | AJ21 | PCIAD12 |
| 48 | AGP_AD<13> | AK21 | PCIAD13 |
| 48 | AGP_AD<14> | AH20 | PCIAD14 |
| 48 | AGP_AD<15> | AJ20 | PCIAD15 |
| 48 | AGP_AD<16> | AG26 | PCIAD16 |
| 48 | AGP_AD<17> | AE24 | PCIAD17 |
| 48 | AGP_AD<18> | AG25 | PCIAD18 |
| 48 | AGP_AD<19> | AG24 | PCIAD19 |
| 48 | AGP_AD<20> | AF24 | PCIAD20 |
| 48 | AGP_AD<21> | AG23 | PCIAD21 |
| 48 | AGP_AD<22> | AE22 | PCIAD22 |
| 48 | AGP_AD<23> | AF22 | PCIAD23 |
| 48 | AGP_AD<24> | AE21 | PCIAD24 |
| 48 | AGP_AD<25> | AG20 | PCIAD25 |
| 48 | AGP_AD<26> | AG19 | PCIAD26 |
| 48 | AGP_AD<27> | AF19 | PCIAD27 |
| 48 | AGP_AD<28> | AE19 | PCIAD28 |
| 48 | AGP_AD<29> | AF18 | PCIAD29 |
| 48 | AGP_AD<30> | AG18 | PCIAD30 |
| 48 | AGP_AD<31> | AE18 | PCIAD31 |
| 48 | AGP_CBE<0> | AJ24 | PCIC0/BE0* |
| 48 | AGP_CBE<1> | AH19 | PCIC1/BE1* |
| 48 | AGP_CBE<2> | AF25 | PCIC2/BE2* |
| 48 | AGP_CBE<3> | AG22 | PCIC3/BE3* |
| 27 | AGP_CLK66M GPU | AG12 | PCICLK : CLK |
| | NV_PCIRST L | AF15 | PCIRST* : RST* |
| 48 | AGP_GNT | AE15 | PCIGNT* : GNT |
| 48 | AGP_REQ | AF13 | PCIREQ* : REQ |
| 48 | AGP_FRAME | AK16 | PCIFRAME* : FRAME |
| 48 | AGP_IRDY | AG16 | PCIIRDY* : IRDY |
| 48 | AGP_TRDY | AJ17 | PCITRDY* : TRDY |
| 48 | AGP_DEVSEL | AJ16 | PCIDEVSEL* : DEVSEL |
| 48 | AGP_STOP | AH17 | PCISTOP* : STOP |
| 48 | AGP_PAR | AK18 | PCIPAR : PAR |
| 25 | AGP_INT L | AG15 | PCIINTA* : INTA |
| 6 | TP_GPU_INTB L | AE10 | NC_PCIINTB* : INTB |
| 48 | AGP_RBF | AG14 | AGPRBF* : RBF |
| 48 | AGP_WBF | AG17 | AGPWBF* : WBF |
| 48 | AGP_DBI_HI | AJ18 | AGPDBI* : DBI_HI |
| 48 | AGP_DBI_LO | AJ19 | <RESRVD> : DBI_LO |
| 48 | AGP_ST<0> | AG13 | AGPST0 : ST0 |
| 48 | AGP_ST<1> | AE16 | AGPST1 : ST1 |
| 48 | AGP_ST<2> | AE13 | AGPST2 : ST2 |
| 48 | AGP_AD_STBF<0> | AK24 | AGPADSTBF0 : ADSTBF0 |
| 48 | AGP_AD_STBS<0> | AJ25 | AGPADSTBS0* : ADSTBS0 |
| 48 | AGP_AD_STBF<1> | AG21 | AGPADSTBF1 : ADSTBF1 |
| 48 | AGP_AD_STBS<1> | AF21 | AGPADSTBS1* : ADSTBS1 |
| 48 | AGP_SB_STBF | AK13 | AGPSBSTBF : SBSTBF |
| 48 | AGP_SB_STBS | AJ13 | AGPSBSTBS* : SBSTBS |
| 48 | AGP_SBA_L<0> | AJ11 | AGPSBA0 : SBA0* |
| 48 | AGP_SBA_L<1> | AH11 | AGPSBA1 : SBA1* |
| 48 | AGP_SBA_L<2> | AJ12 | AGPSBA2 : SBA2* |
| 48 | AGP_SBA_L<3> | AH12 | AGPSBA3 : SBA3* |
| 48 | AGP_SBA_L<4> | AJ14 | AGPSBA4 : SBA4* |
| 48 | AGP_SBA_L<5> | AH14 | AGPSBA5 : SBA5* |
| 48 | AGP_SBA_L<6> | AJ15 | AGPSBA6 : SBA6* |
| 48 | AGP_SBA_L<7> | AH15 | AGPSBA7 : SBA7* |
| 48 | <RESRVD> | AF16 | <RESRVD> : MBDET* |
| 48 | AGP_BUSY L | AF12 | AGPBUSY* : BUSY* |
| 48 | STOP_AGP L | AG11 | AGPSTOP* : STOP* |
| 48 | GPU_AGP_VREF | AK29 | AGPVREF : AGPVREF |

AGP 2X, 4X : AGP 8X

PCIC0/BE0* : C0*/BE0
PCIC1/BE1* : C1*/BE1
PCIC2/BE2* : C2*/BE2
PCIC3/BE3* : C3*/BE3

AGPADSTBF0 : ADSTBF0
AGPADSTBS0* : ADSTBS0
AGPADSTBF1 : ADSTBF1
AGPADSTBS1* : ADSTBS1
AGPSBSTBF : SBSTBF
AGPSBSTBS* : SBSTBS
AGPSBA0 : SBA0*
AGPSBA1 : SBA1*
AGPSBA2 : SBA2*
AGPSBA3 : SBA3*
AGPSBA4 : SBA4*
AGPSBA5 : SBA5*
AGPSBA6 : SBA6*
AGPSBA7 : SBA7*
<RESRVD> : MBDET*
AGPBUSY* : BUSY*
AGPSTOP* : STOP*
AGPVREF : AGPVREF



OUTPUT DRIVER BYPASS

CORE BYPASS

I/O BYPASS

GPU AGP I/O REFERENCE
(PLACE CLOSE TO U3LITE AGP BALLS)

FROM Q27 PAGE 24

NVIDIA AGP

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|-----------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | SHEET OF | | |
| NONE | 49 OF 103 | | |


BOUNDARY SCAN AVAILABLE ONLY ON NV3X SERIES

GPU VCORE VREG


| PPVCORE_GPU | PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | BOM OPTION |
|-------------|----------|-----|-----------------------------|-------------------------|------------|
| 1.60VDC | 114S2803 | 1 | RES,2.8K OHM,1/16W,1%,0402 | R5003 | NV18B |
| 1.40VDC | 114S1213 | 1 | RES,1.21K OHM,1/16W,1%,0402 | R5003 | NV34 |



GPU VTT VREG



AGP 1.5V VREG




GRAPHICS VREGS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


| | | | |
|---------------------|-----------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | SHT OF | | |
| NONE | 50 OF 103 | | |



EXTERNAL TMSD TRANSMITTER

NOTICE OF PROPRIETARY PROPERTY
 LAST MODIFIED=Wed Aug 4 17:58:08 2004
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | NONE | SHT | OF |
| | | 51 | 103 |



NVIDIA FRAME BUFFER
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | E | 051-6482 | ?? |
| SCALE | SHT | OF | |
| NONE | 52 | 103 | |

8

7

6

5



4

3







2

1


PLACE R'S CLOSE TO MEMORY



PLACE R'S CLOSE TO GPU



PLACE THESE R CLOSE TO SGRAM



PLACE THESE R CLOSE TO SGRAM



FROM Q27 PAGE 26

FB TERMINATION

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | NONE | SHT | OF |
| | | 53 | 103 |

8

7

6

5

4

3



2

1

8 7 6 5 4 3 2 1

D
C
B
A


D
C
B
A



SGRAM0 & SGRAM1 MEMORY SUPPORT

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|---------------------------|---------------|----------|------------|
| 333S0251 | 2 | SDRAM, 4MX32, DDR, 300MHZ | U5400, U5401 | CRITICAL | SAMSUNG |
| 333S0252 | 2 | SDRAM, 4MX32, DDR, 300MHZ | U5400, U5401 | CRITICAL | HYNIX |

DDR SDRAM A VREF



GPU DDR SDRAM A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

| | | |
|-------|----------------|------|
| SCALE | DRAWING NUMBER | REV. |
| NONE | D 051-6482 | C |
| | SHEET | OF |
| | 54 | 103 |

8 7 6 5 4 3 2 1



SGRAM0 & SGRAM1 MEMORY SUPPORT

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|---------------------------|---------------|----------|-------------------|
| 33380251 | 2 | SDRAM, 4MX32, DDR, 300MHZ | U5500, U5501 | CRITICAL | GPU128BIT_SAMSUNG |
| 33380252 | 2 | SDRAM, 4MX32, DDR, 300MHZ | U5500, U5501 | CRITICAL | GPU128BIT_HYNIX |

GPU DDR SDRAM B

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE



II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|-------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | SHEET | | OF |
| NONE | 55 | | 103 |

D





D



| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|--|-----|----------------------|---------------|----------|---------------|
| 110111 = 270MHZ SAMSUNG (NV18B) | | | | | |
| 116S1104 | 2 | RES,10K-OHM,1/16W,5% | R5625,R5623 | | 270MHZ_SAM_18 |
| 116S1104 | 1 | RES,10K-OHM,1/16W,5% | R5644 | | 270MHZ_SAM_18 |
| 116S1103 | 1 | RES,1K-OHM,1/16W,5% | R5628 | | 270MHZ_SAM_18 |
| 110011 = 270MHZ HYNIX (NV18B) | | | | | |
| 116S1104 | 2 | RES,10K-OHM,1/16W,5% | R5625,R5644 | | 270MHZ_HYN_18 |
| 116S1103 | 2 | RES,1K-OHM,1/16W,5% | R5628,R5627 | | 270MHZ_HYN_18 |
| 111101 = 270MHZ SAMSUNG (NV34) | | | | | |
| 116S1104 | 2 | RES,10K-OHM,1/16W,5% | R5625,R5624 | | 270MHZ_SAM_34 |
| 116S1104 | 1 | RES,10K-OHM,1/16W,5% | R5623 | | 270MHZ_SAM_34 |
| 116S1103 | 1 | RES,1K-OHM,1/16W,5% | R5647 | | 270MHZ_SAM_34 |
| 111100 = 270MHZ HYNIX (NV34) | | | | | |
| 116S1104 | 2 | RES,10K-OHM,1/16W,5% | R5624,R5623 | | 270MHZ_HYN_34 |
| 116S1103 | 2 | RES,1K-OHM,1/16W,5% | R5630,R5647 | | 270MHZ_HYN_34 |





C

C



B

B



A

A

NVIDIA STRAPS


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



DAC & CLOCKS

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|-----------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | SHEET OF | | |
| NONE | 57 OF 103 | | |



DVI AND STRAPS

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------------------|-----------------------------------|------------------|
| APPLE COMPUTER INC. | SIZE D | DRAWING NUMBER 051-6482 | REV. C |
| | SCALE NONE | SHEET 58 | OF 103 |



| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | BOM OPTION |
|----------|-----|----------------------------|-------------------------|-------------|
| 116S1104 | 1 | RES,10K OHM,1/16W,5%,0402 | R5913 | 17_INCH_LCD |
| 116S1105 | 1 | RES,100K OHM,1/16W,5%,0402 | R5913 | 20_INCH_LCD |
| 113S1332 | 1 | RES,330 OHM,1/16W,5%,0603 | R5912 | 17_INCH_LCD |
| 113S1123 | 1 | RES,1.2K OHM,1/16W,5%,0603 | R5912 | 20_INCH_LCD |
| 376S0225 | 1 | XSTR.MOSFET,P-CH,0.020OHM | Q5900 | 20_INCH_LCD |
| 101S1000 | 1 | RES,0 OHM,1/10W,5%,0805 | L5900 | 17_INCH_LCD |

EXT VGA / TMD5 AND INVERTER

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|-------|-------|----------------|------|
| | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | SHEET | OF | |
| NONE | 59 | 103 | |



| ELECTRICAL_CONSTRAINT_SET | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |
|---------------------------|------------------|-------------------|
| HT_NB_TO_SB_CLK_P | HT_NB_TO_SB | HT_NB_TO_SB_CLK |
| HT_NB_TO_SB_CLK_N | HT_NB_TO_SB | HT_NB_TO_SB_CLK |
| HT_NB_TO_SB_CTL_P | HT_NB_TO_SB | HT_NB_TO_SB_CTL |
| HT_NB_TO_SB_CTL_N | HT_NB_TO_SB | HT_NB_TO_SB_CTL |
| HT_NB_TO_SB_CAD_P<0> | HT_NB_TO_SB | HT_NB_TO_SB_CAD0 |
| HT_NB_TO_SB_CAD_N<0> | HT_NB_TO_SB | HT_NB_TO_SB_CAD0 |
| HT_NB_TO_SB_CAD_P<1> | HT_NB_TO_SB | HT_NB_TO_SB_CAD1 |
| HT_NB_TO_SB_CAD_N<1> | HT_NB_TO_SB | HT_NB_TO_SB_CAD1 |
| HT_NB_TO_SB_CAD_P<2> | HT_NB_TO_SB | HT_NB_TO_SB_CAD2 |
| HT_NB_TO_SB_CAD_N<2> | HT_NB_TO_SB | HT_NB_TO_SB_CAD2 |
| HT_NB_TO_SB_CAD_P<3> | HT_NB_TO_SB | HT_NB_TO_SB_CAD3 |
| HT_NB_TO_SB_CAD_N<3> | HT_NB_TO_SB | HT_NB_TO_SB_CAD3 |
| HT_NB_TO_SB_CAD_P<4> | HT_NB_TO_SB | HT_NB_TO_SB_CAD4 |
| HT_NB_TO_SB_CAD_N<4> | HT_NB_TO_SB | HT_NB_TO_SB_CAD4 |
| HT_NB_TO_SB_CAD_P<5> | HT_NB_TO_SB | HT_NB_TO_SB_CAD5 |
| HT_NB_TO_SB_CAD_N<5> | HT_NB_TO_SB | HT_NB_TO_SB_CAD5 |
| HT_NB_TO_SB_CAD_P<6> | HT_NB_TO_SB | HT_NB_TO_SB_CAD6 |
| HT_NB_TO_SB_CAD_N<6> | HT_NB_TO_SB | HT_NB_TO_SB_CAD6 |
| HT_NB_TO_SB_CAD_P<7> | HT_NB_TO_SB | HT_NB_TO_SB_CAD7 |
| HT_NB_TO_SB_CAD_N<7> | HT_NB_TO_SB | HT_NB_TO_SB_CAD7 |
| HT_SB_TO_SB_CLK_P | HT_SB_TO_SB | HT_SB_TO_SB_CLK |
| HT_SB_TO_SB_CLK_N | HT_SB_TO_SB | HT_SB_TO_SB_CLK |
| HT_SB_TO_SB_CTL_P | HT_SB_TO_SB | HT_SB_TO_SB_CTL |
| HT_SB_TO_SB_CTL_N | HT_SB_TO_SB | HT_SB_TO_SB_CTL |
| HT_SB_TO_SB_CAD_P<0> | HT_SB_TO_SB | HT_SB_TO_SB_CAD0 |
| HT_SB_TO_SB_CAD_N<0> | HT_SB_TO_SB | HT_SB_TO_SB_CAD0 |
| HT_SB_TO_SB_CAD_P<1> | HT_SB_TO_SB | HT_SB_TO_SB_CAD1 |
| HT_SB_TO_SB_CAD_N<1> | HT_SB_TO_SB | HT_SB_TO_SB_CAD1 |
| HT_SB_TO_SB_CAD_P<2> | HT_SB_TO_SB | HT_SB_TO_SB_CAD2 |
| HT_SB_TO_SB_CAD_N<2> | HT_SB_TO_SB | HT_SB_TO_SB_CAD2 |
| HT_SB_TO_SB_CAD_P<3> | HT_SB_TO_SB | HT_SB_TO_SB_CAD3 |
| HT_SB_TO_SB_CAD_N<3> | HT_SB_TO_SB | HT_SB_TO_SB_CAD3 |
| HT_SB_TO_SB_CAD_P<4> | HT_SB_TO_SB | HT_SB_TO_SB_CAD4 |
| HT_SB_TO_SB_CAD_N<4> | HT_SB_TO_SB | HT_SB_TO_SB_CAD4 |
| HT_SB_TO_SB_CAD_P<5> | HT_SB_TO_SB | HT_SB_TO_SB_CAD5 |
| HT_SB_TO_SB_CAD_N<5> | HT_SB_TO_SB | HT_SB_TO_SB_CAD5 |
| HT_SB_TO_SB_CAD_P<6> | HT_SB_TO_SB | HT_SB_TO_SB_CAD6 |
| HT_SB_TO_SB_CAD_N<6> | HT_SB_TO_SB | HT_SB_TO_SB_CAD6 |
| HT_SB_TO_SB_CAD_P<7> | HT_SB_TO_SB | HT_SB_TO_SB_CAD7 |
| HT_SB_TO_SB_CAD_N<7> | HT_SB_TO_SB | HT_SB_TO_SB_CAD7 |
| HT_PWROK | HT_PWROK | HT_2V5 |
| HT_RESET_L | HT_CTL | HT_2V5 |
| HT_LDTSTOP_L | HT_CTL | HT_2V5 |
| HT_LDTREQ_L | HT_CTL | HT_2V5 |

HT_NB_TO_SB HT_SB_TO_SB
 5 MIL SPACING FOR DIFF PAIR
 10 MIL SPACING TO ANYTHING ELSE

HT_2V5
 4 MIL SPACING IN GROUP
 8 MIL SPACING TO ANYTHING ELSE

LENGTH TOLERANCE CAN BE LOOSE
 MATCHED GROUP CONSTRAINT IS TIGHT ENOUGH

MASTER: GILA
 LAST MODIFIED: APR 12, 04

U3LITE HT

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | SHT | 60 OF | 103 |
| NONE | | | |

D

D

C

C

B

B

A

A

8 7 6 5 4 3 2 1


8 7 6 5 4 3 2 1

Page Notes

Power aliases required by this page:
 - _PP2V5_PWRON_HT
 - _PP1V2_PWRON_HT

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 - SB_HT_200M
 Stuffs resistor to select 200MHz HT I/F.



| HT RefClk | HT I/F Speed |
|------------|--------------|
| 1 = 100MHz | 1 = 100MHz |
| 0 = 66MHz | 0 = 200MHz |

Master: Link

Shasta HyperTransport

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

8

7

6

5

4

3

2

1

D




D

SAME CONNECTORS & PINOUT AS

Q37 HYPERTRANSPORT BETWEEN GOLEM AND K2

C

C



B

B

A

A

MASTER: GILA
LAST MODIFIED: APR 12, 04

HT DEBUG CONN

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | SHT | 64 OF 103 | |
| NONE | | | |

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

D

D

C

C

B




B

A

A

ALL RESISTOR PACKS ARE 47 OHM 1/16W 5%

R PAKS ARE PIN SWAPPABLE ACROSS ALL SIGNALS (EXCEPT IDSELS)



PLACE CLOSE TO SHASTA

AD<17> IS IDSEL FOR AIRPORT
AD<27> IS IDSEL FOR USB

PCI SERIES TERMINATION

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | SHT | 73 OF 103 | |
| NONE | | | |

8

7

6

5

4

3

2

1

| ELECTRICAL_CONSTRAINT_SET | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |
|---------------------------|------------------|-------------------|
| PCI_AD | | |
| PCI_AD27 | | |
| PCI_AD | | |
| PCI_AD23 | | |
| PCI_AD22 | | |
| PCI_AD21 | | |
| PCI_AD20 | | |
| PCI_AD | | |
| PCI_AD17 | | |
| PCI_AD | | |
| PCI | | |
| PCI | | |
| PCI_CTT1 | | |
| PCI_CTT1 | | |
| PCI_CTT1 | | |
| PCI_CTT1 | | |
| PCI_CTT1 | | |

| | |
|-----------------|---------------|
| PCI_AD<31..28> | 6 73 75 76 77 |
| PCI_AD<27> | 6 73 75 76 77 |
| PCI_AD<26..24> | 6 73 75 76 77 |
| PCI_AD<23> | 6 73 76 77 |
| PCI_AD<22> | 6 73 76 77 |
| PCI_AD<21> | 6 73 76 77 |
| PCI_AD<20> | 6 73 75 76 77 |
| PCI_AD<19..18> | 6 73 75 76 77 |
| PCI_AD<17> | 6 73 75 76 77 |
| PCI_AD<16..0> | 6 73 75 76 77 |
| PCI_CBE L<3..0> | 6 73 76 77 |
| PCI_PAR | 6 73 76 77 |
| PCI_DEVSEL L | 6 73 74 76 77 |
| PCI_FRAME L | 6 73 74 76 77 |
| PCI_IRDY L | 6 73 74 76 77 |
| PCI_TRDY L | 6 73 74 76 77 |
| PCI_STOP L | 6 73 74 76 77 |





Page Notes

Power aliases required by this page:
 - _PP3V3_PCI
 - _PP3V3_SB_PCI (can be _PP3V3_PCI)
 - _PP3V3_PWRON_SB
 - _PP2V5_PWRON_SB

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

PCI Devices implemented on this page:
 AD11 - PCI0 (0x106B/0x0053)
 AD11 - PCI1 (0x106B/0x0054)
 AD11 - PCI2 (0x106B/0x0055)
 AD23 - KeyLargo (0x106B/0x004F, PCI1)
 AD28 - SATA 150 (0x1166/0x0240, PCI0 or 2)
 AD29 - UATA 133 (0x106B/0x0050, PCI0 or 2)
 AD30 - FireWire (0x106B/0x0052, PCI0 or 2)
 AD31 - Ethernet (0x106B/0x0051, PCI0)



Shasta PCI Interface

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


Page Notes

Power aliases required by this page:
 - _PP3V3_PCI

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

NOTE: This page does not specify a BootROM part number. Must use a TABLE_x_ITEM symbol to declare U7500 part number.



Master: Link

BootROM

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | SHT | OF | |
| NONE | 75 | 103 | |

| | | |
|---------------------------|------------------|--------------------|
| ELECTRICAL_CONSTRAINT_SET | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |
| PCI_CLK_AIRPORT | CLOCKS | PCI_CLK33M_AIRPORT |

Page Notes


Power aliases required by this page:
 - _PP3V3_PCI

Signal aliases required by this page:
 - _PCI_CLK33M_AIRPORT (33MHz PCI clock)

BOM options provided by this page:
 (NONE)

PCI Devices implemented on this page:
 AD17 (Slot "A") - AirPort (0x????/0x????)

NOTE: This AirPort implementation does not support PME#.



AirPort Extreme

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | SHT | OF | |
| NONE | 76 | 103 | |

| | | |
|---------------------------|------------------|-------------------|
| ELECTRICAL_CONSTRAINT_SET | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |
| PCI_CLK_USB2 | CLOCKS | =PCI_CLK33M_USB2 |

Page Notes


Power aliases required by this page:
 - _PPVIO_PCI (to 3.3V or 5V)

Signal aliases required by this page:
 - _PCI_CLK33M_USB2 (33MHz PCI clock)

BOM options provided by this page:
 (NONE)

PCI Devices implemented on this page:
 AD27 (Slot "G") - USB2 (0x1033/0x0035)

NOTE: This USB2 implementation supports D3cold.



RP7702 & RP7703 required to facilitate NAND-tree testing

Master: Link

USB 2.0 PCI Interface

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | SHT | OF | |
| NONE | 77 | 103 | |

| ELECTRICAL_CONSTRAINT_SET | NET_SPACING_TYPE | DIFFERENTIAL_PAIR | |
|---------------------------|------------------|-------------------|----------------|
| SATA_RXD1 | SATA | SATA_RXD1_C | SATA_RXD_P1_C |
| SATA_RXD1 | SATA | SATA_RXD1_C | SATA_RXD_N1_C |
| SATA_TXD1 | SATA | SATA_TXD1 | SATA_TXD_P1 |
| SATA_TXD1 | SATA | SATA_TXD1 | SATA_TXD_N1 |
| SATA_RXD2 | SATA | SATA_RXD2_C | SATA_RXD_P2_C |
| SATA_RXD2 | SATA | SATA_RXD2_C | SATA_RXD_N2_C |
| SATA_TXD2 | SATA | SATA_TXD2 | SATA_TXD_P2 |
| SATA_TXD2 | SATA | SATA_TXD2 | SATA_TXD_N2 |
| UATA_DD | | | UATA_DD<15..8> |
| UATA_DD7 | | | UATA_DD<7> |
| UATA_DD | | | UATA_DD<6..0> |
| UATA_HOST | | | UATA_DA<2..0> |
| UATA_HOST | | | UATA_CS0_L |
| UATA_HOST | | | UATA_CS1_L |
| UATA_HOST | | | UATA_HSTROBE |
| UATA_HOST | | | UATA_STOP |
| UATA_HOST_R | | | UATA_DMACK_L |
| UATA_HOST_R | | | UATA_RESET_L |
| UATA_DEV_R_C | | | UATA_DSTROBE |
| UATA_DEV_R | | | UATA_DMARQ |
| UATA_DEV_R | | | UATA_INTRO |

UATA Termination



Page Notes

Power aliases required by this page:
- _PP1V2_PWRON_DISK


Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Net Spacing Type: SATA

Line To Line: 15 mils
Length Tolerance: 50 mils
Primary Max Sep: 10 mils outer
Primary Max Sep: 9 mils inner
Secondary Max Sep: 100 mils
Secondary Length: 500 mils

NOTE: Target differential impedance for SATA data pairs is 100 ohms.



AC coupling required for any SATA pair used.
Recommend 0.1uF cap placed close to Shasta.
(Caps provided by device page)

Master: Link

Shasta Disk

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | ELECTRICAL_CONSTRAINT_SET | NET_PHYSICAL_TYPE | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |
|---------|---------------------------|-------------------|------------------|-------------------|
| 83 80 6 | UATA_DD<15..8> | UATA_DD | | |
| 83 80 6 | UATA_DD<7> | UATA_DD7 | | |
| 83 80 6 | UATA_DD<6..0> | UATA_DD | | |
| 83 80 6 | UATA_DA<2..0> | UATA_HOST | | |
| 83 80 6 | UATA_CS0_L | UATA_HOST | | |
| 83 80 6 | UATA_CS1_L | UATA_HOST | | |
| 83 80 6 | UATA_HSTROBE | UATA_HOST | | |
| 83 80 6 | UATA_STOP | UATA_HOST | | |
| 83 80 6 | UATA_DMACK_L | UATA_HOST_R | | |
| 83 80 6 | UATA_RESET_L | UATA_HOST_R | | |
| 83 80 6 | UATA_DSTROBE | UATA_DEV_R_C | | |
| 83 80 6 | UATA_DMARQ | UATA_DEV_R | | |
| 83 80 6 | UATA_INTRO | UATA_DEV_R | | |


SATA CONNECTORS



HD POWER



PATA CONNECTOR



DISK CONNECTORS

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | NONE | SHT | OF |
| | | 83 | 103 |


| ELECTRICAL_CONSTRAINT_SET | NET_PHYSICAL_TYPE | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |
|---------------------------|-------------------|------------------|----------------------|
| ENET_RX_CLK | ENET | 10 MIL | ENET_CLK25M_TX |
| ENET_RX_CLK | ENET | 10 MIL | ENET_CLK125M_RX |
| ENET_GBE_REF | ENET | 15 MIL SPACING | ENET_CLK125M_GBE_REF |
| ENET_TX_CLK | ENET | 15 MIL SPACING | ENET_CLK125M_GTX |
| | ENET | 15 MIL SPACING | ENET_CLK125M_GTX_R |
| ENET_RX | ENET | | ENET_RXD<7..0> |
| ENET_RX_CTL | ENET | | ENET_RX_DV |
| ENET_RX_CTL | ENET | | ENET_RX_ER |
| ENET_TX | ENET | | ENET_TXD<7..0> |
| ENET_TX_CTL | ENET | | ENET_TX_EN |
| ENET_TX_CTL | ENET | | ENET_TX_ER |
| ENET_RX_CTL | ENET | | ENET_CR_S |
| ENET_RX_CTL | ENET | | ENET_COL |
| ENET_MDC | ENET | | ENET_MDC |
| ENET_MDIO | ENET | | ENET_MDIO |

Page Notes

Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)




Master: Link

Shasta Ethernet

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|-----------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | SHT | REV. | |
| NONE | 84 OF 103 | | |




ETHERNET ROUTING PRIORITY:
 1. DECOUPLING CAPS
 2. TX TERMINATION - LOCATE NEAR PHY
 3. RX TERMINATION - LOCATE NEAR PHY

ROUTE TD OVER 2.5V PLANE (BOTTOM LAYER) ONLY
 ROUTE RD OVER GROUND PLANE (TOP LAYER) ONLY

ALL DIFFERENTIAL SIGNALS SHOULD BE CLOSE,
 PARALLEL, MATCHED LENGTHS, WITH MINIMUM
 VIA COUNT, AND SHORT IF POSSIBLE

CLEAR OUT ALL PLANES BETWEEN MIDDLE
 OF TRANSFORMER AND CONNECTOR



ETHERNET PHY

NOTICE OF PROPRIETARY PROPERTY
 LAST MODIFIED=Wed Aug 4 17:58:31 2004
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


| ELECTRICAL_CONSTRAINT_SET | NET_PHYSICAL_TYPE | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |
|---------------------------|-------------------|------------------|-------------------|
| FW | FW | | FW_DATA<7..0> |
| FW | FW | | FW_CTL<1..0> |
| FW_LPS | FW | | FW LPS |
| FW_LREQ | FW | | FW LREQ |
| FW_PINT | FW | | FW PINT |
| FW_LCLK | FW | 15 MIL SPACING | FW CLK98M LCLK |
| FW_PCLK | FW | 15 MIL SPACING | FW CLK98M PCLK |
| | | 15 MIL SPACING | FW CLK98M LCLK R |

Page Notes

Power aliases required by this page:
- _PP2V5_PWRON_SB

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



Master: Link

Shasta FireWire

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

_DRAWING
TITLE=FIZZY
ABBREV=DRAWING
LAST_MODIFIED=Wed Aug 4 17:58:31 2004



APPLE COMPUTER INC.

| SIZE | DRAWING NUMBER | REV. |
|-------|----------------|------|
| D | 051-6482 | C |
| SCALE | SHT | OF |
| NONE | 88 | 103 |

| ELECTRICAL_CONSTRAINT_SET | NET_PHYSICAL_TYPE | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |
|---------------------------|-------------------|------------------|-------------------|
| USB2_0 | USB2 | USB2 | USB2_P<0> |
| USB2_0 | USB2 | USB2 | USB2_N<0> |
| USB2_1 | USB2 | USB2 | USB2_P<1> |
| USB2_1 | USB2 | USB2 | USB2_N<1> |
| USB2_2 | USB2 | USB2 | USB2_P<2> |
| USB2_2 | USB2 | USB2 | USB2_N<2> |
| USB2_3 | USB2 | USB2 | USB2_P<3> |
| USB2_3 | USB2 | USB2 | USB2_N<3> |
| USB2_4 | USB2 | USB2 | USB2_P<4> |
| USB2_4 | USB2 | USB2 | USB2_N<4> |
| USB2_NEC_XTAL | 15 MIL SPACING | | NEC_CLK30M_XT1 |
| | 15 MIL SPACING | | NEC_CLK30M_XT2 |
| | 15 MIL SPACING | | NEC_CLK30M_XT2_R |

Page Notes

Power aliases required by this page:
 - _PP3V3_PWRON_USB

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)


Net Spacing Type: USB2

Line To Line: 19.5 mils
 Length Tolerance: 50 mils
 Primary Max Sep: 7.5 mils
 Secondary Max Sep: 100 mils
 Secondary Length: 500 mils

NOTE: Target differential impedance for USB2 data pairs is 90 ohms.

U2300 SHASTA
 V1.0
 BGA
 (8 OF 8)
 OMIT

- NC0 P7 TP_SB_NC_P7
- NC1 P8 TP_SB_NC_P8
- NC2 R3 TP_SB_NC_R3
- NC3 R4 TP_SB_NC_R4
- NC4 R5 TP_SB_NC_R5
- NC5 R6 TP_SB_NC_R6
- NC6 R7 TP_SB_NC_R7
- NC7 R8 TP_SB_NC_R8
- NC8 T1 TP_SB_NC_T1
- NC9 T2 TP_SB_NC_T2
- NC10 T3 TP_SB_NC_T3
- NC11 T4 TP_SB_NC_T4
- NC12 T5 TP_SB_NC_T5
- NC13 T6 TP_SB_NC_T6
- NC14 T7 TP_SB_NC_T7
- NC15 T8 TP_SB_NC_T8
- NC16 U1 TP_SB_NC_U1
- NC17 U2 TP_SB_NC_U2
- NC18 U3 TP_SB_NC_U3
- NC19 U4 TP_SB_NC_U4
- NC20 U5 TP_SB_NC_U5
- NC21 U6 TP_SB_NC_U6
- NC22 V1 TP_SB_NC_V1
- NC23 V2 TP_SB_NC_V2
- NC24 V3 TP_SB_NC_V3
- NC25 V4 TP_SB_NC_V4
- NC26 W1 TP_SB_NC_W1
- NC27 W3 TP_SB_NC_W3
- NC28 Y1 TP_SB_NC_Y1
- NC29 Y3 TP_SB_NC_Y3



Y9145 LOAD CAPACITANCE IS 16pF

Master: Fizzy

USB Host Interfaces

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | SHT | OF | |
| NONE | 91 | 103 | |

| ELECTRICAL_CONSTRAINT_SET | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |
|---------------------------|------------------|-------------------|
| PROVIDED | USB2 | USB2_PORT1_F |
| BY | USB2 | USB2_PORT1_F |
| USB | USB2 | USB2_PORT2_F |
| CONTROLLER | USB2 | USB2_PORT2_F |
| | USB2 | USB2_PORT3_F |
| | USB2 | USB2_PORT3_F |

Page Notes

Power aliases required by this page:
 - _PP5V_PWRON_USB
 - _PP5V_PWRON_UDASH
 - _PP3V3_PWRON_UDASH
 - _PP3V3_PWRON_BT

Signal aliases required by this page:
 (NONE)

NOTE: This page is expected to contain the necessary aliases to map the USB pairs to their appropriate destinations and/or to properly terminate unused signals.

BOM options provided by this page:
 (NONE)

NOTE: USB pairs are NOT constrained on this page. It is assumed that the USB Host Controller page will provide the appropriate constraints to apply to entire USB D+/D- XNets.

neoBorg Implementation

NOTE: This design does not provide power control on USB ports 2-4. Rename USB controller outputs to indicate single-pin connections.

91 USB2_PWREN<0> <ALIAS> TP_USB2_PWREN<0> MAKE_BASE=TRUE



91 USB2_PWREN<1> <ALIAS> TP_USB2_PWREN<1> MAKE_BASE=TRUE

91 USB2_PWREN<2> <ALIAS> TP_USB2_PWREN<2> MAKE_BASE=TRUE

91 USB2_PWREN<3> <ALIAS> TP_USB2_PWREN<3> MAKE_BASE=TRUE

91 USB2_PWREN<4> <ALIAS> TP_USB2_PWREN<4> MAKE_BASE=TRUE

External USB Ports



USB Device Interfaces

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


| | | | |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | NONE | SHT | OF |
| | | 92 | 103 |

Page Notes


Power aliases required by this page:
 - _PP3V3_PWRON_MODEM
 Spec Load: 0.5 A active, 3 mA auxiliary

Signal aliases required by this page:
 (NONE)


BOM options provided by this page:
 (NONE)



MicroDash Modem Connector



RJ11 CONNECTOR



- From Intel Mobile Audio/Modem Daughter Card Specification Rev 1.0, February 22, 1999
- | | |
|----------------------|---------------------|
| 1 - MONO_OUT/PC_BEEP | 2 - AUDIO_PWRON |
| 3 - GND | 4 - MONO_PHONE |
| 5 - AUXA_RIGHT | 6 - RESERVED |
| 7 - AUXA_LEFT | 8 - GND |
| 9 - CD_GND | 10 - 5Vmain |
| 11 - CD_RIGHT | 12 - RESERVED |
| 13 - CD_LEFT | 14 - RESERVED |
| 15 - GND | 16 - PRIMARY_DN |
| 17 - 3.3Vaux | 18 - 5Vd |
| 19 - GND | 20 - GND |
| 21 - 3.3Vmain | 22 - AC97_SYNC |
| 23 - AC97_SDATA_OUT | 24 - AC97_SDATA_INB |
| 25 - AC97_RESET# | 26 - AC97_SDATA_INA |
| 27 - GND | 28 - GND |
| 29 - AC97_MSTRCLK | 30 - AC97_BITCLK |

Modem Interface

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|--------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | SHT OF | | |
| NONE | 94 | | 103 |



AUDIO: CODEC

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | SHT | OF | REV. |
| NONE | 95 | 103 | |

LINE IN PSEUDO-DIFFERENTIAL AMP

AV= 0.49



AUDIO: LINE INPUT AMP


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|-----------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | SHEET OF | | |
| NONE | 96 OF 103 | | |


LINE OUT LOW-PASS FILTER

FC = 37 KHZ, HO = -1.4



LINE OUT AMP

APPLE P/N 353S0687



AUDIO: LINE OUT AMP

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | SHT | OF | |
| NONE | 98 | 103 | |



GAIN SETTINGS: +19DB
 MODULATION SETTING: LOW EMI

GAIN AND SWITCHING FREQUENCY STUFF OPTIONS



AUDIO: SPEAKER AMP

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|--------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | NONE | SHT | OF 103 |



LINE IN JACK
APPLE P/N 514-0203



SPEAKER CABLE CONNECTOR
APPLE P/N 518-0138




LINE IN PLUG DETECT
AUDIO_IN_DET0_L = LOW: PLUG INSERTED
AUDIO_IN_DET0_L = HIGH: PLUG NOT INSERTED




MIC CABLE CONNECTOR
APPLE P/N 518-0034

LINE OUT PLUG DETECTS

AUDIO_LO_DET_L = LOW: PLUG INSERTED
AUDIO_LO_DET_L = HIGH: PLUG NOT INSERTED
AUDIO_LO_OPTICAL_PLUG_L = LOW: ANALOG DIGITAL AUDIO PLUG INSERTED
AUDIO_LO_OPTICAL_PLUG_L = HIGH: ANALOG AUDIO PLUG INSERTED



LINE OUT JACK
APPLE P/N 514-0204




AUDIO: Q45 CONNECTORS


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | SHT | 101 | 103 |
| NONE | | | |


5V POWER SUPPLY FOR THE HEADPHONES/LINE OUT AMP




4.5V POWER SUPPLY FOR CODEC AND LINE IN AMP




MICROPHONE IMPEDANCE MATCHING CIRCUIT



AUDIO GROUND RETURNS



UNUSED GPIO TERMINATIONS



AUDIO: Q45 POWER SUPPLIES

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|------------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | NONE | SHT OF | 102 OF 103 |

8

7

6

5

4

3

2

1

D

D

C

C


B

B

A

A

S/PDIF TRANSMITTER
 I2C ADDRESS = 0010 000X
 APPLE P/N 353S0597



AUDIO: S/PDIF XMITTER

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6482 | C |
| SCALE | SHT OF | | |
| NONE | 103 OF 103 | | |

8

7

6

5

4

3

2

1