

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.  
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.  
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
8	0003549590	ENGINEERING RELEASED		2014-12-19

# X304 MLB SCHEMATIC - DVT

Fri Dec 19 12:14:48 2014

Page	(.csa)	Contents	Sync	Date
1	1	Table of Contents	YHARTANTO J44	12/21/2012
2	2	BOM Configuration	SHART J44	11/27/2012
3	3	BOM Configuration	J14	09/04/2012
4	4	PD Parts	LDUNN J44	01/13/2013
5	5	CPU GFX,NCTF,RSVD	J41	10/23/2012
6	6	CPU Misc,JTAG,CFG,RSVD	J41	10/23/2012
7	7	CPU LPDDR3 Interfaces	J41	10/23/2012
8	8	CPU & PCH Power	J41	10/23/2012
9	9	CPU & PCH Grounds	J41	10/23/2012
10	10	CPU Decoupling	J41	10/23/2012
11	12	PCH Decoupling	J41	10/23/2012
12	13	PCH Audio/JTAG/SATA/CLK	J41	12/17/2012
13	14	PCH PM/PCI/GFX	J41	02/21/2013
14	15	PCH PCIe,USB,LPC,SPI,SMBus	J41	10/23/2012
15	16	PCH GPIO/MISC/LPIO	J41	01/19/2013
16	18	CPU/PCH Merged XDP	WFERRY J43	12/21/2012
17	19	Chipset Support	J41	01/30/2013
18	20	Project Chipset Support	J41	10/23/2012
19	22	LPDDR3 VREF Margining	YHARTANTO J44	01/02/2013
20	23	LPDDR3 DRAM Channel A (00-31)	J41 MLB	02/06/2013
21	24	LPDDR3 DRAM Channel A (32-63)	J41 MLB	02/06/2013
22	25	LPDDR3 DRAM Channel B (00-31)	J41 MLB	02/06/2013
23	26	LPDDR3 DRAM Channel B (32-63)	J41 MLB	02/06/2013
24	27	LPDDR3 DRAM Termination	J41 MLB	02/06/2013
25	28	Thunderbolt Host (1 of 2)	T29 RR	01/19/2013
26	29	Thunderbolt Host (2 of 2)	T29 RR	12/17/2012
27	30	Thunderbolt Mobile Support	T29 RR	11/19/2012
28	32	Thunderbolt Connector A	T29 RR	10/26/2012
29	33	Thunderbolt Connector B	T29 RR	10/26/2012
30	34	DDC Crossbar	J14	10/23/2012
31	35	Wireless Support	J41	11/01/2012
32	37	SSD Connector	YHARTANTO J44	12/18/2012
33	39	Camera (1 of 2)	J45	01/24/2013
34	40	Camera (2 of 2)	J41	12/21/2012
35	46	External A USB3 Connector	J41	10/23/2012
36	48	Keyboard & Trackpad (1 of 2)	JACK J52	01/28/2014
37	49	Keyboard & Trackpad (2 of 2)	JACK J52	01/31/2014
38	50	SMC	JACK J52	11/07/2013
39	51	SMC Shared Support	JACK J52	10/24/2013
40	52	SMC Project Support	JACK J52	11/07/2013
41	53	SMBus Connections	GR00 J52	12/06/2013
42	54	Power Sensors: High Side	JACK J52	12/15/2013

Page	(.csa)	Contents	Sync	Date
43	55	Power Sensors: Load Side	JACK J52	12/06/2013
44	56	Power Sensors: Extended	JACK J52	10/26/2013
45	58	Thermal Sensors	YHARTANTO J44	01/07/2013
46	60	Fan	J41	10/23/2012
47	61	SPI Debug Connector	YHARTANTO J44	01/09/2013
48	62	Audio: Codec, Analog	JCURCIO J44	05/13/2013
49	63	Audio: Codec, Digital	JCURCIO J44	07/25/2013
50	64	Audio: Speaker Amps	DIRK J44	01/09/2013
51	65	Audio: Jack Support	JCURCIO J44	07/25/2013
52	66	Audio: Jack Translators	JCURCIO J44	05/13/2013
53	70	DC-In & Battery Connectors	YHARTANTO J44	01/09/2013
54	71	PBus Supply & Battery Charger	AHARTMAN J52	11/06/2013
55	72	CPU VR12.6 VCC Regulator IC	J41	10/23/2012
56	73	CPU VR12.6 VCC Power Stage	J41	10/23/2012
57	74	LPDDR3 Supply	J41 MLB	05/21/2013
58	75	5V & 3.3V Power Supply	J14	10/23/2012
59	76	1.05V Power Supply	AHARTMAN J52	10/29/2013
60	77	LCD & KBD Backlight Driver	SHART J44	11/20/2012
61	78	Misc Power Supplies	AHARTMAN J52	11/06/2013
62	79	X239 Power Supply	AHARTMAN J52	11/06/2013
63	80	Power FETs	J41	10/23/2012
64	81	Power Control	AHARTMAN J52	11/06/2013
65	83	eDP Display Connector	GR00 J52	05/04/2014
66	95	RIO Connector	GR00 J52	05/01/2014
67	97	Display Mux: HDMI vs DP	SRAMAN J44	01/29/2013
68	100	Power Aliases	SHART J44	01/14/2013
69	102	Signal Aliases	SHART J44	11/19/2012
70	103	Memory Bit & Byte Swizzle	AHARTMAN J52	10/29/2013
71	104	Functional & ICT Test	GR00 J52	12/06/2013
72	110	PCB Rule Definitions	YHARTANTO J44	12/14/2012
73	111	CPU Constraints	YHARTANTO J44	01/13/2013
74	112	USB Constraints	YHARTANTO J44	01/07/2013
75	113	PCH Constraints	YHARTANTO J44	01/08/2013
76	114	Memory Constraints	YHARTANTO J44	01/02/2013
77	115	TBT,DP,HDMI Constraints	GR00 J52	12/06/2013
78	116	Camera Constraints	YHARTANTO J44	01/09/2013
79	117	SMC Constraints	YHARTANTO J44	01/02/2013
80	118	Project Specific Constraints	YHARTANTO J44	01/04/2013
81	119	PCIe Constraints	YHARTANTO J44	01/13/2013
82	120	Reference	J14	10/23/2012

### Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-1573	1	SCHEM,MLB,X304	SCH	CRITICAL	
820-4924	1	PCBF,MLB,X304	PCB	CRITICAL	

DRAWING TITLE		SCHEM,MLB,X304	
Apple Inc.	DRAWING NUMBER	051-1573	SIZE D
	REVISION	8.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt1
		PAGE	1 OF 120
		SHEET	1 OF 82

BOM Groups

BOM GROUP	BOM OPTIONS
X304_COMMON	ALTERNATE, COMMON, X304_COMMON1, X304_COMMON2, X304_COMMON3, X304_COMMON4, X304_PROGPARTS
X304_COMMON1	TBTHV:P15V, SKIP_5V3V3:AUDIBLE, PANEL:NEW, SSD_CLKREQ:BI
X304_COMMON2	EDP, EDP_LS_CAP, CAMERA_3V3:S0, CAM_WAKE:NO, CAM_XTAL:NO, VCORE_FETS
X304_COMMON3	XDP, SAMCONN, BKLT:PROD, CPUTHRM:ALRT, LOADRC:NO, OTHERRC:NO, DDRRC:NO, TBTRC:NO, BMONRC:NO, TPADRC:NO
X304_PROGPARTS	SMC_PROG:PROTO0, BOOTROM_PROG, TBTRM_PROG
X304_DEVEL:ENG	ALTERNATE, ENGISNS, XDP_CONN, DBGLED
X304_DEVEL:DVT	ALTERNATE, ENGISNS, XDP_CONN, S0PGOOD_ISL
X304_DEVEL:PVT	ALTERNATE
ENGISNS	LOADISNS, OTHERISNS, DDRISNS, TBTISNS, BMONISNS, TPADISNS

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S00107	1	CPU, BW, SR26K, PRQ, F0-B2, 2.7, 28W, 1.05, 1168	U0500	CRITICAL	CPU_BDW23:2.7G
337S00108	1	CPU, BW, SR26H, PRQ, F0-B2, 2.9, 28W, 1.1, 1168	U0500	CRITICAL	CPU_BDW23:2.9G
337S00109	1	CPU, BW, SR26E, PRQ, F0-B2, 3.1, 28W, 1.1, 1168	U0500	CRITICAL	CPU_BDW23:3.1G

998-7866	1	INTERPOSER W0A1168D SINGLE SIDE	U0500	CRITICAL	CPU_SOCKET
338S1247	1	IC, TBT, FR-4C, A0, PRQ, CIO, SR1JC, PCBGA288	U2800	CRITICAL	
338S1264	1	IC, BCM15700A2KFE4G, S2 CMRA, 8X8, 208FCBGA	U3900	CRITICAL	
376S1194	2	MOSFET N CH 30V 15 3A 12M 8P 3 3X3 3 DFN	Q7310, Q7320	CRITICAL	VCORE_FET:VSHY
376S1193	2	MOSFET N CH 30V 22A 6 0M 8P 3 3X3 3 DFN	Q7311, Q7321	CRITICAL	VCORE_FET:VSHY
376S00036	2	MOSFET N CH 30V 52A 5 9MO 3 3X3 3 DFN8	Q7310, Q7320	CRITICAL	VCORE_FET:ONSMI
376S00037	2	MOSFET N CH 30V 64A 3 5MO 3 3X3 3 DFN8	Q7311, Q7321	CRITICAL	VCORE_FET:ONSMI

Programmables (All Builds)

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
<b>TBT</b>					
341S00192	1	T29 EPROM FALCON RIDGE (V27 1) EYT2 X304	U2890	CRITICAL	TBTROM_PROG
<b>SMC</b>					
341S3982	1	IC, SMC-B1, EXT (V2.21A5) PROTO 0, X304	U5000	CRITICAL	SMC_PROG:PROTO0
<b>EFI ROM</b>					
341S00235	1	EFI ROM, MLB (V0145) DVT, X304	U6100	CRITICAL	BOOTROM_PROG

Variable BOM Groups

BOM GROUP	BOM OPTIONS
X304_COMMON4	SMCBOARDID:16

Development/Base BOMs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
685-1314	1	X304 MLB COMMON BOM	BASE	CRITICAL	BASE_BOM
985-1319	1	X304 MLB DEVEL BOM	DEVEL	CRITICAL	DEVEL_BOM

Sub-BOMs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
685-1318	1	VCORE FET, VSHY, X304	VCOREFETS	CRITICAL	VCORE_FETS

Main DRAM SPD Straps

BOM GROUP	BOM OPTIONS
RAM_16G_HYNIX_1600	16G_HYNIX_1600, RAMCFG3:L, RAMCFG2:L, RAMCFG1:H, RAMCFG0:L
RAM_16G_HYNIX_1866	16G_HYNIX_1866, RAMCFG3:L, RAMCFG2:H, RAMCFG1:H, RAMCFG0:L
RAM_8G_HYNIX_1600	8G_HYNIX_1600, RAMCFG3:L, RAMCFG2:L, RAMCFG1:L, RAMCFG0:H
RAM_8G_HYNIX_1866	8G_HYNIX_1866, RAMCFG3:L, RAMCFG2:H, RAMCFG1:L, RAMCFG0:H
RAM_4G_HYNIX_1600	4G_HYNIX_1600, RAMCFG3:L, RAMCFG2:L, RAMCFG1:L, RAMCFG0:L
RAM_4G_HYNIX_1866	4G_HYNIX_1866, RAMCFG3:L, RAMCFG2:H, RAMCFG1:L, RAMCFG0:L
RAM_16G_ELPIDA_1600	16G_ELPIDA_1600, RAMCFG3:H, RAMCFG2:L, RAMCFG1:H, RAMCFG0:L
RAM_16G_ELPIDA_1866	16G_ELPIDA_1866, RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:L
RAM_8G_ELPIDA_1600	8G_ELPIDA_1600, RAMCFG3:H, RAMCFG2:L, RAMCFG1:L, RAMCFG0:H
RAM_8G_ELPIDA_1866	8G_ELPIDA_1866, RAMCFG3:H, RAMCFG2:H, RAMCFG1:L, RAMCFG0:H
RAM_4G_ELPIDA_1600	4G_ELPIDA_1600, RAMCFG3:H, RAMCFG2:L, RAMCFG1:L, RAMCFG0:L
RAM_4G_ELPIDA_1866	4G_ELPIDA_1866, RAMCFG3:H, RAMCFG2:H, RAMCFG1:L, RAMCFG0:L
RAM_8G_SAMSUNG_1600	8G_SAMSUNG_1600, RAMCFG3:H, RAMCFG2:L, RAMCFG1:H, RAMCFG0:H
RAM_8G_SAMSUNG_1866	8G_SAMSUNG_1866, RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H
RAM_4G_SAMSUNG_1600	4G_SAMSUNG_1600, RAMCFG3:L, RAMCFG2:L, RAMCFG1:H, RAMCFG0:H
RAM_4G_SAMSUNG_1866	4G_SAMSUNG_1866, RAMCFG3:L, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H

Strategic Silicon

PART#	STRATEGIC VALUE	COMMENT
337S00068	08	CPU
337S00069	08	CPU
337S00070	08	CPU
337S00071	08	CPU
353S00200	07	TPAD ELRC FUSE
333S0786	07	SYS MEMORY HYNIX
333S0784	07	SYS MEMORY HYNIX
333S0792	07	SYS MEMORY MICRON
333S0790	07	SYS MEMORY MICRON
333S00004	07	SYS MEMORY SAMSUNG
311S0597	02	KEYBOARD I2C EXPANDER
359S0197	01	GREEN CLOCK
338S1247	01	FALCON RIDGE
353S3931	01	TBT PWR MUX
353S3812	01	TBT MIX
353S3814	01	TBT MIX
353S00095	01	DDC CROSSBAR
353S3328	01	DDC CROSSBAR
343S0511	01	PCIE DELAY IC
338S1264	01	S2
333S0700	01	S2 MEMORY
333S0704	01	S2 MEMORY
353S3054	01	USB POWER/SAFETY
343S0649	01	SMC RESET CHIP
353S4080	01	AUDIO
353S2888	01	AUDIO AMPS
353S2958	01	AUDIO AMPS
353S2929	01	BAT CHARGER
353S00036	01	VR12 5 CONTROLLER
353S4160	01	BEN
343S0666	01	SAK HEMI SELECT
341S3982	01	SMC
341S00192	01	T29 ROM
341S00235	01	EFI ROM

Main DRAM Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0783	4	IC SDRAM 25nm 32Gb LPDDR3 1600 178P FBGA	U2300 U2400 U2500 U2600	CRITICAL	16G_HYNIX_1600
333S0784	4	IC SDRAM 25nm 32Gb LPDDR3 1866 178P FBGA	U2300 U2400 U2500 U2600	CRITICAL	16G_HYNIX_1866
333S0785	4	IC SDRAM 29nm 16Gb LPDDR3 1600 178P FBGA	U2300 U2400 U2500 U2600	CRITICAL	8G_HYNIX_1600
333S0786	4	IC SDRAM 29nm 16Gb LPDDR3 1866 178P FBGA	U2300 U2400 U2500 U2600	CRITICAL	8G_HYNIX_1866
333S0787	4	IC SDRAM 29nm 8Gb LPDDR3 1600 178P FBGA	U2300 U2400 U2500 U2600	CRITICAL	4G_HYNIX_1600
333S0788	4	IC SDRAM 29nm 8Gb LPDDR3 1866 178P FBGA	U2300 U2400 U2500 U2600	CRITICAL	4G_HYNIX_1866
333S0789	4	IC SDRAM 25nm 16Gb LPDDR3 1600 178P FBGA	U2300 U2400 U2500 U2600	CRITICAL	16G_ELPIDA_1600
333S0790	4	IC SDRAM 25nm 32Gb LPDDR3 1866 178P FBGA	U2300 U2400 U2500 U2600	CRITICAL	16G_ELPIDA_1866
333S0791	4	IC SDRAM 25nm 16Gb LPDDR3 1600 178P FBGA	U2300 U2400 U2500 U2600	CRITICAL	8G_ELPIDA_1600
333S0792	4	IC SDRAM 25nm 16Gb LPDDR3 1866 178P FBGA	U2300 U2400 U2500 U2600	CRITICAL	8G_ELPIDA_1866
333S0793	4	IC SDRAM 25nm 8Gb LPDDR3 1600 178P FBGA	U2300 U2400 U2500 U2600	CRITICAL	4G_ELPIDA_1600
333S0794	4	IC SDRAM 25nm 8Gb LPDDR3 1866 178P FBGA	U2300 U2400 U2500 U2600	CRITICAL	4G_ELPIDA_1866
333S00003	4	IC SDRAM 23nm 16Gb LPDDR3 1600 178P FBGA	U2300 U2400 U2500 U2600	CRITICAL	8G_SAMSUNG_1600
333S00004	4	IC SDRAM 23nm 16Gb LPDDR3 1866 178P FBGA	U2300 U2400 U2500 U2600	CRITICAL	8G_SAMSUNG_1866
333S00001	4	IC SDRAM 23nm 8Gb LPDDR3 1600 178P FBGA	U2300 U2400 U2500 U2600	CRITICAL	4G_SAMSUNG_1600
333S00002	4	IC SDRAM 23nm 8Gb LPDDR3 1866 178P FBGA	U2300 U2400 U2500 U2600	CRITICAL	4G_SAMSUNG_1866

S2 DRAM Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0700	1	IC, SDRAM, 4GBIT, DDR3L-1600, HUMA, 96B BGA	U4000		

SYMC MASTER-SHEET 344 SYMC DATE:11/27/2015

**BOM Configuration**

Apple Inc. DRAWING NUMBER: 051-1573 SIZE: D

REVISION: 8.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

BRANCH: dvt1

PAGE: 2 OF 120

SHEET: 2 OF 82

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
685-1314	COMMON,MLB,X304	X304_COMMON
985-1319	DEV,MLB,X304	X304_DEVEL:ENG
639-00772	MLB,BDW2+3,2.7GHz,8GB-HY-1866,X304	BASE_BOM,DEVEL_BOM,CPU_BDW23:2.7G,RAM_8G_HYNIX_1866
639-00773	MLB,BDW2+3,2.7GHz,16GB-HY-1866,X304	BASE_BOM,DEVEL_BOM,CPU_BDW23:2.7G,RAM_16G_HYNIX_1866
639-00774	MLB,BDW2+3,2.7GHz,8GB-EP-1866,X304	BASE_BOM,DEVEL_BOM,CPU_BDW23:2.7G,RAM_8G_ELPIDA_1866
639-00775	MLB,BDW2+3,2.7GHz,16GB-EP-1866,X304	BASE_BOM,DEVEL_BOM,CPU_BDW23:2.7G,RAM_16G_ELPIDA_1866
639-00776	MLB,BDW2+3,2.7GHz,8GB-SM-1866,X304	BASE_BOM,DEVEL_BOM,CPU_BDW23:2.7G,RAM_8G_SAMSUNG_1866
639-00777	MLB,BDW2+3,2.9GHz,8GB-HY-1866,X304	BASE_BOM,DEVEL_BOM,CPU_BDW23:2.9G,RAM_8G_HYNIX_1866
639-00778	MLB,BDW2+3,2.9GHz,16GB-HY-1866,X304	BASE_BOM,DEVEL_BOM,CPU_BDW23:2.9G,RAM_16G_HYNIX_1866
639-00779	MLB,BDW2+3,2.9GHz,8GB-EP-1866,X304	BASE_BOM,DEVEL_BOM,CPU_BDW23:2.9G,RAM_8G_ELPIDA_1866
639-00780	MLB,BDW2+3,2.9GHz,16GB-EP-1866,X304	BASE_BOM,DEVEL_BOM,CPU_BDW23:2.9G,RAM_16G_ELPIDA_1866
639-00781	MLB,BDW2+3,2.9GHz,8GB-SM-1866,X304	BASE_BOM,DEVEL_BOM,CPU_BDW23:2.9G,RAM_8G_SAMSUNG_1866
639-00782	MLB,BDW2+3,3.1GHz,8GB-HY-1866,X304	BASE_BOM,DEVEL_BOM,CPU_BDW23:3.1G,RAM_8G_HYNIX_1866
639-00783	MLB,BDW2+3,3.1GHz,16GB-HY-1866,X304	BASE_BOM,DEVEL_BOM,CPU_BDW23:3.1G,RAM_16G_HYNIX_1866
639-00784	MLB,BDW2+3,3.1GHz,8GB-EP-1866,X304	BASE_BOM,DEVEL_BOM,CPU_BDW23:3.1G,RAM_8G_ELPIDA_1866
639-00785	MLB,BDW2+3,3.1GHz,16GB-EP-1866,X304	BASE_BOM,DEVEL_BOM,CPU_BDW23:3.1G,RAM_16G_ELPIDA_1866
639-00786	MLB,BDW2+3,3.1GHz,8GB-SM-1866,X304	BASE_BOM,DEVEL_BOM,CPU_BDW23:3.1G,RAM_8G_SAMSUNG_1866

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1053	376S0604		ALL	Diodes alt to Fairchild
128S0311	128S0329		ALL	NEC alt to Sanyo
138S0739	138S0706		ALL	Samsung alt to Murata
197S0481	197S0480		ALL	Epson alt to NDK
152S0461	152S1645		ALL	Cyntec alt to Vishay
376S1080	376S0820		ALL	Diodes alt to On Semi

138S0725	138S0724		ALL	Samsung alt to Murata
376S00074	376S0855		ALL	Toshiba alt for Diodes Dual
376S1129	376S0855		ALL	NXP Alt for Diodes Dual
376S1089	376S1128		ALL	NXP Alt for Diodes Single
353S3452	353S1286		ALL	Maxim alt to Microchip

128S0364	128S0264		ALL	Sanyo 2nd Factory alt
107S0254	107S0241		ALL	Cyntec alt to TFT
138S0843	138S0674		ALL	Samsung alt to Murata (BKLT)

138S0846	138S0811		ALL	Samsung alt to Murata (BKLT)
197S0542	197S0544		ALL	NDK alt to TXC
197S0545	197S0544		ALL	Epson alt to TXC

107S0248	107S0250		ALL	TFT alt to Cyntec
127S0164	127S0162		ALL	Rohm alt to Vishay
353S4070	353S4069		ALL	Pericom alt to TI DP Mux U9750
353S4068	353S4069		ALL	NXP alt to TI DP Mux U9750
353S3814	353S3812		ALL	TI alt to NXP
311S0649	311S0541		ALL	ONsemi alt to Toshiba
138S0614	138S0578		ALL	Murata, TDK, Samsung, Taiyo Yuden alt to Murata, TDK
155S0694	155S0387		ALL	Murata alt to TDK
155S0660	155S0513		ALL	Murata alt to TDK

740S00003	740S0135		ALL	AEM alt to Tyco
138S0738	138S1101		ALL	Samsung alt to Murata for LCD BKL caps
353S00095	353S3328		ALL	Pericom alt to TI
311S00007	311S0426		ALL	Diodes alt to NXP
128S0398	128S0220		ALL	Kemet alt to Sanyo
128S0386	128S0284		ALL	Kemet alt to Sanyo
128S0397	128S0325		ALL	Kemet alt to Sanyo
377S00011	377S0184		ALL	Infineon alt to Infineon
377S0155	377S0184		ALL	On Semi alt to Infineon
155S0914	155S0897		ALL	Panasonic alt to TDK
371S0558	371S0713		ALL	ST Micro alt to Diodes
128S0436	128S0392		ALL	Kemet alt to Sanyo
128S0445	128S0392		ALL	Panasonic alt to Sanyo
353S00034	353S2220		ALL	Pericom alt to Fairchild
311S00014	311S0515		ALL	Diodes alt to NXP
311S00008	311S0271		ALL	Diodes alt to NXP
197S0479	197S0478		ALL	Epson alt to NDK
311S00013	311S0508		ALL	Diodes alt to NXP
376S00014	376S0761		ALL	Toshiba alt to Vishay
371S00019	371S0463		ALL	Rohm alt to Rohm
371S00018	371S0619		ALL	Rohm alt to Rohm
311S00015	311S0450		ALL	Diodes alt to NXP
371S00017	371S0749		ALL	Diodes alt to Onsemi

353S00107	353S3239	ANY	ALL	Onsemi alt to Intersil
107S00024	107S0226		ALL	Yageo alt to Cyntec
372S0186	372S0185		ALL	NXP alt to Diodes
353S00231	353S3987		ALL	NXP alt to TI
353S00135	353S2220		ALL	Onsemi alt to Fairchild
353S00133	353S2741		ALL	Onsemi alt to TI
131S00040	131S00041		ALL	Murata alt to Taiyo Yuden
107S00015	107S00011		ALL	TFT alt to Cyntec
107S00031	107S00032		ALL	TFT alt to Cyntec
107S00029	107S00030		ALL	TFT alt to Cyntec

BOM NUMBER	BOM NAME	BOM OPTIONS
639-00035	PCBA,MLB,NO CPU,X304	BASE_BOM,DEVEL_BOM,RAM_8G_HYNIX_1866
639-00036	PCBA,MLB,CPU SOCKET,X304	BASE_BOM,DEVEL_BOM,CPU_SOCKET,RAM_8G_HYNIX_1866
685-1318	VCORE FET,VSHY,X304	VCORE_FET:VSHY
685-00022	VCORE FET,ONSMI,X304	VCORE_FET:ONSMI

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
685-00022	685-1318		ALL	Onsemi alt to Vishay for CPU Core Mosfets
333S0704	333S0700		ALL	Elpida alt to Hynix for S2 Camera DDR3 Memory

Onsemi alt to Vishay for CPU Core Mosfets  
Elpida alt to Hynix for S2 Camera DDR3 Memory

SYNC\_MASTER=T14 SYNC\_DATE=09/04/2012

**BOM Configuration**

Apple Inc.

DRAWING NUMBER: 051-1573 SIZE: D

REVISION: 8.0.0

BRANCH: dvt1


PAGE: 3 OF 120

SHEET: 3 OF 82


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

8 7 6 5 4 3 2 1


Shield Cans




Mounting Holes & Slots




Memory Shield CAN (806-00037)




Rubber Mount Standoffs (860-1448)




THERMAL MODULE STANDOFF (860-00165)




SSD STANDOFF (860-00164)




FAN STANDOFF (860-00183)




POGO PINS (870-00607)  
SH0435 & SH0436 removed.



RIO FLEX BRACKET BOSSES (860-00166)



IPD FLEX BRACKET BOSSES (860-00166)



SYNC MASTER=L0UNN J44		SYNC DATE=01/13/2013	
PD Parts			
Apple Inc.	DRAWING NUMBER	051-1573	SIZE
	REVISION	8.0.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	dvt1	
	PAGE	4 OF 120	
	SHEET	4 OF 82	

BOM\_COST\_GROUP=PD PARTS

8 7 6 5 4 3 2 1

D

C

B




A

D

C


B

A



SYNC MASTER=141		SYNC DATE=10/23/2012	
PAGE TITLE			
CPU GFX, NCTF, RSVD			
Apple Inc.		DRAWING NUMBER	SIZE
		051-1573	D
		REVISION	
		8.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		dvt1	
		PAGE	5 OF 120
		SHEET	5 OF 82

BOM\_COST\_GROUP=CPU





www.laptop-schematics.com

www.laptop-schematics.com


CFG<10>:SAFE MODE BOOT	1 = NORMAL OPERATION	0 = POWER FEATURES NOT ACTIVE
CFG<9>:NO SVID-CAPABLE VR	1 = VR SUPPORTS SVID	0 = VR DOES NOT SUPPORT SVID
CFG<8>:ALLOW NOA ON LOCKED UNITS	1 = NORMAL OPERATION	0 = NOA ALWAYS UNLOCKED
CFG<4>:edp ENABLE/DISABLE	1 = DISABLED	0 = ENABLED
CFG<1>:PCH-LESS MODE	1 = NORMAL OPERATION	0 = PCH-LESS MODE
CFG<0>:RESET SEQUENCE STALL	1 = NORMAL OPERATION	0 = STALL AFTER PCU PLL LOCK

These can be placed close to J1800 and are only for debug access



SYNC MASTER=J41		SYNC DATE=10/23/2012	
PAGE TITLE <b>CPU Misc, JTAG, CFG, RSVD</b>			
Apple Inc.		DRAWING NUMBER 051-1573	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 8.0.0	BRANCH dvt1
		PAGE 6 OF 120	SHEET 6 OF 82

BOM\_COST\_GROUP=CPU



OMIT\_TABLE  
CRITICAL

OMIT\_TABLE  
CRITICAL

U0500  
BROADWELL-ULT  
2C+GT2  
BGA

U0500  
BROADWELL-ULT  
2C+GT2  
BGA

SYM 3 OF 19

SYM 4 OF 19

MEMORY CHANNEL A

MEMORY CHANNEL B

LPDDR3

LPDDR3

CAB3

CAB3

CAB2

CAB2

CAB1

CAB1

CAB4

CAB4

CAB6

CAB6

CAA5

CAA5

CAB9

CAB9

CAB8

CAB8

CAB5

CAB5

RSVD1

RSVD3

RSVD2

RSVD4

CAA0

CAA0

CAA2

CAA2

CAA4

CAA4

CAA3

CAA3

CAA1

CAA1

CAB7

CAB7

CAA7

CAA7

CAA6

CAA6

CAA9

CAA9

CAA8

CAA8

SA\_DQSN0

SB\_DQSN0

SA\_DQSN1

SB\_DQSN1

SA\_DQSN2

SB\_DQSN2

SA\_DQSN3

SB\_DQSN3

SA\_DQSN4

SB\_DQSN4

SA\_DQSN5

SB\_DQSN5

SA\_DQSN6

SB\_DQSN6

SA\_DQSN7

SB\_DQSN7

SA\_DQSP0

SB\_DQSP0

SA\_DQSP1

SB\_DQSP1

SA\_DQSP2

SB\_DQSP2

SA\_DQSP3

SB\_DQSP3

SA\_DQSP4

SB\_DQSP4

SA\_DQSP5

SB\_DQSP5

SA\_DQSP6

SB\_DQSP6

SA\_DQSP7

SB\_DQSP7

SM\_VREF\_CA

SM\_VREF\_CA

SM\_VREF\_DQ0

SM\_VREF\_DQ0

SM\_VREF\_DQ1

SM\_VREF\_DQ1

SYNC MASTER=141 SYNC DATE=10/23/2012

CPU LPDDR3 Interfaces

Apple Inc.

DRAWING NUMBER: 051-1573 SIZE: D

REVISION: 8.0.0

BRANCH: dvt1

PAGE: 7 OF 120

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

BOM\_COST\_GROUP=CPU SHEET: 7 OF 82

BDW-ULT current estimates from Broadwell Mobile ULT Processor EDS vol.1 Doc# 514405, Rev.: 0.9v1  
 Wildcat Point-LP current estimates from Wildcat Point-LP PCH EDS, Doc# 515621, Rev. 0.9  
 Note [1] current numbers from clarification email, from Srini, dated 9/10/2012 2:11pm.

OMIT\_TABLE  
 CRITICAL  
 U0500  
 BROADWELL-ULT  
 2C+GT2  
 BGA  
 SYM 12 OF 19  
 HSW ULT POWER




Pin	Signal	Current
C36	VCC	32A Max
C40	VCC	
C44	VCC	
C48	VCC	
C52	VCC	
C56	VCC	
E23	VCC	
E25	VCC	
E27	VCC	
E29	VCC	
E31	VCC	
E33	VCC	
E35	VCC	
E37	VCC	
E39	VCC	
E41	VCC	
E43	VCC	
E45	VCC	
E47	VCC	
E49	VCC	
E51	VCC	
E53	VCC	
E55	VCC	
E57	VCC	
F24	VCC	
F28	VCC	
F32	VCC	
F36	VCC	
F40	VCC	
F44	VCC	
F48	VCC	
F52	VCC	
F56	VCC	
G23	VCC	
G25	VCC	
G27	VCC	
G29	VCC	
G31	VCC	
G33	VCC	
G35	VCC	
G37	VCC	
G39	VCC	
G41	VCC	
G43	VCC	
G45	VCC	
G47	VCC	
G49	VCC	
G51	VCC	
G53	VCC	
G55	VCC	
G57	VCC	
H23	VCC	
J23	VCC	
K23	VCC	
K57	VCC	
L22	VCC	
M23	VCC	
M57	VCC	
P57	VCC	
U57	VCC	
W57	VCC	

Pin	Signal	Current
K9	VCCHSIO	1838mA Max
L10	VCCHSIO	
M9	VCCHSIO	
N8	VCC1_05	29mA Max[1]
P9	VCC1_05	
B18	VCCUSB3PLL	41mA Max
B11	VCCSATA3PLL	42mA Max
Y20	VCCAPLL	
AA21	VCCAPLL	
W21	VCCAPLL	
J13	DCPSUS3	
AH14	VCCSUS3	11mA Max
AC9	VCCSUS3_3	59mA Max[1]
AA9	VCCSUS3_3	
AH10	VCCDSW_3	114mA Max
V8	VCC3_3	40mA Max[1]
W9	VCC3_3	
J18	VCCCLK	
K19	VCCCLK	200mA Max
A20	VCCACKPLL	31mA Max
J17	VCCCLK	
R21	VCCCLK	
T21	VCCCLK	
K18	RSVD	
W20	RSVD	
V21	RSVD	
AE20	VCCSUS3_3	3.3mA Max[1]
AE21	VCCSUS3_3	

SYNC MASTER=J41		SYNC DATE=10/23/2012	
PAGE TITLE			
CPU & PCH Power		DRAWING NUMBER	SIZE
Apple Inc.		051-1573	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	8.0.0
		BRANCH	dvt1
		PAGE	8 OF 120
		SHEET	8 OF 82

BOM\_COST\_GROUP=CPU





SYNC MASTER=J41		SYNC DATE=10/23/2012	
<b>CPU &amp; PCH Grounds</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-1573	D
		REVISION	
		8.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt1
		PAGE	9 OF 120
		SHEET	9 OF 82
		BOM_COST_GROUP=CPU	

All Intel recommendations from Intel doc #603160 Shark Bay Ultrabook Platform Power Delivery Design Guide Rev 0 9 unless stated otherwise

### CPU VCC Decoupling

Intel recommendation (Table 5-1): 23x 22uF 0805 stuff, 7x 22uF 0805 nostuff  
Apple implementation : 18x 22uF 0603 stuff, 80x 22uF 0603 nostuff

==PPVCC\_S0\_CPU




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0942	18	CAP,CER,10UF,20%,4V,X55,HRZTL,0402		CRITICAL	

C1000,C1004,C1008,C1012,C1018,C1019,C1020,C1022,C1026,C1034,C1065,C1070,C1074,C105A,C105C,C105D,C104F,C105F

### CPU VDDQ DECOUPLING

Intel recommendation (Table 5-4): 2x 2.2uF 0402, 6x 10uF 0603  
Apple implementation : 2x 2.2uF 0402, 6x 10uF 0402

==PPVMEMIO\_S0\_CPU



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0801	6	CAP,CER,10UF,20%,6.3V,HRZTL,0402		CRITICAL	

C1050,C1051,C1052,C1053,C1054,C1055


BOM\_COST\_GROUP=CPU

## CPU VCC Decoupling

NOTE: 38X capacitors are STUFFED and have been changed to 12pF for Noise Floor Reasons (Radar # 17754026).



SYNC MASTER=141		SYNC DATE=10/23/2012	
PAGE TITLE <b>CPU Decoupling</b>			
DRAWING NUMBER 051-1573		SIZE D	
REVISION 8.0.0		BRANCH dvt1	
PAGE 10 OF 120		SHEET 10 OF 82	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			







SYNC MASTER=J41 SYNC DATE=12/17/2012  
PAGE TITLE  
**PCH Audio/JTAG/SATA/CLK**  
DRAWING NUMBER: 051-1573 SIZE: D  
REVISION: 8.0.0  
BRANCH: dvt1  
PAGE: 13 OF 120  
SHEET: 12 OF 82  
BOM\_COST\_GROUP=CPU

Apple Inc.  
NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED



SLP\_S0# can be driven high outside of S0  
U1420 ensures signal will only be high in S0.



=PP3V3 S5 PCH GPIO 15 68  
=PP3V3 S0 PCH GPIO 12 13 15 18 26 65 68

R1405	1K	1	2	5%	1/20W	MF	201	PM_PWRBTN_L	13 16 38 75
R1410	10K	1	2	5%	1/20W	MF	201	PM_BATLOW_L	13 27 38
R1452	10K	1	2	5%	1/20W	MF	201	PCIE_WAKE_L	13 31 33 75
R1455	10K	1	2	5%	1/20W	MF	201	PM_CLKRUN_L	13 38 71
R1460	100K	1	2	5%	1/20W	MF	201	PM_SLP_S5_L	13 38 64
R1461	100K	1	1	5%	1/20W	MF	201	PM_SLP_S4_L	13 18 31 37 38 64 66
R1462	100K	1	2	5%	1/20W	MF	201	PM_SLP_S3_L	13 17 18 38 64 66 71
R1463	100K	1	2	5%	1/20W	MF	201	PM_SLP_S0_L	13 18 38
R1464	100K	1	2	5%	1/20W	MF	201	PM_SLP_SUS_L	13 64
R1430	100K	1	2	5%	1/20W	MF	201	EDP_BKLT_EN	13 65
R1431	100K	1	2	5%	1/20W	MF	201	EDP_PANEL_PWR	13 65
R1440	100K	1	2	5%	1/20W	MF	201	TBT_PWR_REQ_L	13 26
R1441	10K	1	2	5%	1/20W	MF	201	SMC_RUNTIME_SCI_L	13 38
R1442	100K	1	2	5%	1/20W	MF	201	AUD_IP_PERIPHERAL_DET	13 71
R1443	100K	1	2	5%	1/20W	MF	201	SSD_BOOT	13 32
R1445	100K	1	2	5%	1/20W	MF	201	ODD_PWR_EN_L	13 71
R1446	100K	1	2	5%	1/20W	MF	201	DP_AUXCH_ISOL_L	13 69
R1447	100K	1	2	5%	1/20W	MF	201	ENET_LOW_PWR	13 71
R1448	100K	1	2	5%	1/20W	MF	201	AUD_PWR_EN	13 64
R1449	100K	1	2	5%	1/20W	MF	201	AUD_IPHS_SWITCH_EN	13 71

SYNC MASTER=J41 SYNC DATE=02/21/2013

PAGE TITLE: PCH PM/PCI/GFX

Apple Inc.	DRAWING NUMBER: 051-1573	SIZE: D
REVISION: 8.0.0	BRANCH: dvt1	PAGE: 14 OF 120
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET: 13 OF 82

BOM\_COST\_GROUP=CPU




OMIT\_TABLE  
CRITICAL

U0500  
BROADWELL-ULT  
2C+GT2  
BGA  
SYM 11 OF 19







OMIT\_TABLE  
CRITICAL

U0500  
BROADWELL-ULT  
2C+GT2  
BGA  
SYM 7 OF 19

SYNC MASTER=J41		SYNC DATE=10/23/2012	
PAGE TITLE <b>PCH PCie, USB, LPC, SPI, SMBus</b>			
DRAWING NUMBER 051-1573		SIZE D	
REVISION 8.0.0		BRANCH dvt1	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 15 OF 120	
BOM_COST_GROUP=CPU		SHEET 14 OF 82	



BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H





OMIT\_TABLE  
 CRITICAL

U0500 BROADWELL-ULT 2C+CT2 BGA SYM 10 OF 19	GPIO18 BMBUSY*/GPIO76	GPIO15 (IPD-RSMRST#)	GPIO16	GPIO17	GPIO24	GPIO27 (IPD-DeepSx)	GPIO28	GPIO26	GPIO56	GPIO57	GPIO58	GPIO59	GPIO44	GPIO47	GPIO48	GPIO49	GPIO50	GPIO13	GPIO14	GPIO25	GPIO45	GPIO46	GPIO9	GPIO10	DEVSLP0/GPIO33	SDIO_POWER_EN/GPIO70	DEVSLP1/GPIO38	DEVSLP2/GPIO39	SPKR/GPIO81 (IPD-PLTRST#)
---	--------------------------	----------------------	--------	--------	--------	---------------------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	-------	--------	----------------	----------------------	----------------	----------------	---------------------------

GPIO/MISC	D60	PM THRMTRIP L	39 75
RCIN*/GPIO82	V4	=TBT CIO PLUG EVENT	18
SERIRQ	T4	LPC SERIRO	15 38 71
PCH_OPI_COMP	AW15	PCH OPI COMP	15 38 71
RSVD	AF20	XNC	
RSVD	AB21	XNC	
GPIO/MISC	R6	PCH GSPI0 CS L	15
GPIO/MISC	L6	PCH GSPI0 CLK	15
GPIO/MISC	N6	PCH GSPI0 MISO	15
GPIO/MISC	L8	PCH GSPI0 MOSI	15
GPIO/MISC	R7	TPAD SPI CS L	15 37 75
GPIO/MISC	L5	TPAD SPI CLK	15 37 75
GPIO/MISC	N7	TPAD SPI MISO	15 37 75
GPIO/MISC	K2	TPAD SPI MOSI	15 37 75
GPIO/MISC	J1	AP SOIX WAKE L	15 31
GPIO/MISC	K3	HDMITBTMUX FLAG L	15 67
GPIO/MISC	J2	JTAG ISP TDO	15 18
GPIO/MISC	G1	AP RESET L	
GPIO/MISC	K4	PCH UART1 RXD	15
GPIO/MISC	G2	PCH UART1 TXD	15
GPIO/MISC	J3	PCH UART1 RTS L	15
GPIO/MISC	J4	PCH UART1 CTS L	15
GPIO/MISC	F2	PCH I2C0 SDA	15
GPIO/MISC	F3	PCH I2C0 SCL	15
GPIO/MISC	G4	PCH I2C1 SDA	15
GPIO/MISC	F1	PCH I2C1 SCL	15
GPIO/MISC	E3	TBT POC RESET L	26
GPIO/MISC	F4	BT PWRST L	15 71
GPIO/MISC	D3	PCH STRP TOPBLK SWP L	40
GPIO/MISC	E4	ENET MEDIA SENSE	15 71
GPIO/MISC	C3	LCD IRO L	65 71
GPIO/MISC	E2	LCD PSR EN	15 65

Pull-up/down on chipset support page (depends on TBT controller)  
 Cactus Ridge: Alias to TBT\_CIO\_PLUG\_EVENT, requires pull-down.  
 Redwood Ridge: Alias to TBT\_CIO\_PLUG\_EVENT\_L, requires pull-up (S0).



Pull-up on TBT page  
 Requires connection to SMC via 1K series R

=PP3V3 S0 PCH GPIO 68 65 26 18 15 13 12

PCH GSPI0 CS L	R1660	100K	5%	1/20W	MF	201	2
PCH GSPI0 CLK	R1661	100K	5%	1/20W	MF	201	2
PCH GSPI0 MISO	R1662	100K	5%	1/20W	MF	201	2
PCH GSPI0 MOSI	R1663	100K	5%	1/20W	MF	201	2
TPAD SPI CS L	R1664	47K	5%	1/20W	MF	201	2
TPAD SPI CLK	R1665	47K	5%	1/20W	MF	201	2
TPAD SPI MISO	R1666	47K	5%	1/20W	MF	201	2
TPAD SPI MOSI	R1667	47K	5%	1/20W	MF	201	2
AP SOIX WAKE L	R1668	100K	5%	1/20W	MF	201	2
HDMITBTMUX FLAG L	R1669	100K	5%	1/20W	MF	201	2
PCH UART1 RXD	R1672	100K	5%	1/20W	MF	201	2
PCH UART1 TXD	R1673	100K	5%	1/20W	MF	201	2
PCH UART1 RTS L	R1674	100K	5%	1/20W	MF	201	2
PCH UART1 CTS L	R1675	100K	5%	1/20W	MF	201	2
PCH I2C0 SDA	R1676	100K	5%	1/20W	MF	201	2
PCH I2C0 SCL	R1677	100K	5%	1/20W	MF	201	2
PCH I2C1 SDA	R1678	100K	5%	1/20W	MF	201	2
PCH I2C1 SCL	R1679	100K	5%	1/20W	MF	201	2

SYNC MASTER=J41		SYNC DATE=01/19/2013	
PCH GPIO/MISC/LPIO			
Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	16 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	15 OF 82
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


BOM\_COST\_GROUP=CPU

### Extra BPM Testpoints

- XDP\_BPM\_L<2> TP1802
- XDP\_BPM\_L<3> TP1803
- XDP\_BPM\_L<4> TP1804
- XDP\_BPM\_L<5> TP1805
- XDP\_BPM\_L<6> TP1806
- XDP\_BPM\_L<7> TP1807

### Merged (CPU/PCH) Micro2-XDP

NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.



### PCH XDP Signals

These signals do not connect to XDP connector in this architecture, only accessible via Top-Side Probe. Nets are listed here to show XDP associations and to make clear what restrictions exist on PCH GPIOs when Top-Side Probe is used for PCH debug.

#### PCH/XDP Signals

- XDP\_MLB\_RAMCFG0 TP1870
- XDP\_USB\_EXT\_A\_OC\_L MAKE\_BASE=TRUE TP1873
- XDP\_USB\_EXT\_B\_OC\_L MAKE\_BASE=TRUE TP1874
- XDP\_USB\_EXT\_C\_OC\_L TP1876
- XDP\_SDCONN\_STATE\_CHANGE\_L MAKE\_BASE=TRUE TP1877
- XDP\_MLB\_RAMCFG1 TP1878
- XDP\_MLB\_RAMCFG2 TP1879
- XDP\_MLB\_RAMCFG3 TP1880
- XDP\_JTAG\_ISP\_TCK MAKE\_BASE=TRUE JTAG\_ISP\_TCK TP1881
- XDP\_SSD\_PCIE3\_SEL\_L R1881 1K 5% 1/20W MF 201
- XDP\_SSD\_PCIE2\_SEL\_L R1882 1K 5% 1/20W MF 201
- XDP\_SSD\_PCIE1\_SEL\_L R1883 1K 5% 1/20W MF 201
- XDP\_SSD\_PCIE0\_SEL\_L R1884 1K 5% 1/20W MF 201
- XDP\_LPCPLUS\_GPIO MAKE\_BASE=TRUE JTAG\_ISP\_TDI TP1886
- XDP\_PCH\_GPIO17 TP1887
- XDP\_PCH\_GPIO76 TP1888
- XDP\_JTAG\_ISP\_TDI MAKE\_BASE=TRUE JTAG\_ISP\_TDI TP1889

#### Non-XDP Signals

- USB\_EXT\_A\_OC\_L
- USB\_EXT\_B\_OC\_L
- SDCONN\_STATE\_CHANGE\_L
- JTAG\_ISP\_TCK
- SSD\_PCIE\_SEL\_L
- LPCPLUS\_GPIO
- JTAG\_ISP\_TDI

NOTE: Must not short XDP pins together!

Unused & MLB\_RAMCFGx GPIOs have TPs.

USB Overcurrents are aliased, do not cause USB OC# events during PCH debug.

SDCONN\_STATE\_CHANGE\_L is aliased, do not plug/unplug SD Cards during PCH debug.

JTAG\_ISP (non-TMS) nets are aliased, do not attempt bit-banged JTAG during PCH debug.


NOTE: Should force PCH GPIO17 high to ensure TBT router powered to avoid leakage/clamping of signals.

SSD\_PCIEx\_SEL\_L straps are connected via 1K to common net.

LPCPLUS\_GPIO is aliased, do not attempt use during PCH debug.

### CPU JTAG Isolation

PP5V\_S0\_XDRJTAGISOL  
PP3V3\_S5\_XDRJTAGISOL



- XDP\_PCH\_TDO R1890 51 2 5% 1/20W MF 201
- XDP\_PCH\_TDI R1891 51 2 5% 1/20W MF 201
- XDP\_PCH\_TMS R1892 51 2 5% 1/20W MF 201
- XDP\_PCH\_TCK R1896 51 2 NO STUFF
- XDP\_PCH\_TRST\_L R1897 51 2 NO STUFF

SYNC MASTER=WFERRY J43		SYNC DATE=12/21/2012	
CPU/PCH Merged XDP			
Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	18 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	16 OF 82
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOM\_COST\_GROUP=CPU SUPPORT


## System RTC Power Source & 32kHz / 25MHz Clock Generator

Chipset uses 24MHz crystal, GreenCLK kept to save 1x 25MHz crystal & 1x 32kHz crystal


This looks a little ugly to support new and old parts. With GreenCLK Rev C pin 5 must receive S5 power (Stuff R2042)

GreenCLK 25MHz Power Must be powered if any VDDIO is powered.


CAM XTAL Power  
TBT XTAL Power




### PCH 24MHz Crystal



### PCH 24MHz Outputs




## PCH Reset Button




## Memory VTT Enable Level-Shifter


CPU output is on VDDQ rail (1.2V), TPS51916 has 1.8V Vih(min).




## PCH ME Disable Strap



## VCCST (1.05V S0) PWRGD



## PCH PWROK Generation




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
197S0480	1	XTAL, 25MHZ, 20PPM, 12PF, 3.2X2.5X.6MM, 85C	Y1905		


Chipset Support	
Apple Inc.	DRAWING NUMBER: 051-1573
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION: 8.0.0
	BRANCH: dvt1
	PAGE: 19 OF 120
	SHEET: 17 OF 82

BOM\_COST\_GROUP=CPU SUPPORT

Platform Reset Connections




GreenCLK 25MHz Power




THUNDERBOLT PULL-UP


REDWOOD RIDGE PLUG\_EVENT IS ACTIVE-LOW, ALWAYS DRIVEN (PULL-UP)



Scrub for Layout Optimization




SDCONN\_STATE\_CHANGE Isolation




Redwood Ridge JTAG Isolation

TBTLIC can be on when S0 is off, and vice-versa Isolation ensures no leakage to RR or PCH




NOTE: Solution shown is for LPT-LP. Other PCH's may require isolation on TCK and TDI as well for PCH glitch-prevention.

NOTE: This reference schematic assumes PCH JTAG GPIOs are only used for Thunderbolt. If other ASIC JTAG signals are wired into these GPIOs different isolation techniques will likely be necessary. Multi-router designs also require different circuitry.




Power State Debug LEDs

(For development only)





Pin N61 needs a TP for Power to perform iFDIM test Renaming the pins N61 and P61 to remove automatic diffpari property



RAM Configuration Straps

Pull-downs for chip-down RAM systems



Project Chipset Support		DRAWING NUMBER	051-1573	SIZE	D
Apple Inc.		REVISION	8.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt1		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	20	OF 120	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	18	OF 82	
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					


BOM\_COST\_GROUP=CPU SUPPORT

# CPU-Based Margining

NOTE: CPU DAC output step sizes:  
 DDR3 (1.5V) 7.70mV per step  
 DDR3L (1.35V) 6.99mV per step  
 LPDDR3 (1.2V) 7.77mV per step

## VRef Dividers

Always used, regardless of margining option.



NOTE: CPU has single output for VREFCA. VREFCA. Connected to 4 DRAMs.

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG
DAC Channel:	A	B	C	C	D
PCA9557D Pin:	1	2	3	4	5
	LPDDR3 (1.2V)		DDR3L (1.35V)		LPDDR3 (1.2V)
Nominal value	0.600V (DAC: 0x2E.5)		0.675V (DAC: 0x34)		1.200V (DAC: 0x5D)
Margin target:	0.300V - 0.900V (+/- 300mV)		0.337V - 1.013V (+/- 337.5mV)		0.800V - 1.600V (+/- 400mV)
DAC range:	0.000V - 1.199V (0x00 - 0x5D)		0.000V - 1.354V (0x00 - 0x69)		0.000V - 2.397V (0x00 - 0xBA)
VRef current:	+73uA - -73uA (- = sourced)		+82uA - -82uA (- = sourced)		+21uA - -21uA (- = sourced)
DAC step size:	6.36mV / step @ output		6.36mV / step @ output		4.28mV / step @ output

NOTE: LPDDR3 assumes TPS51916 supply with 28.7k/57.6k divider  
 DDR3L assumes TPS51916 supply with 19.6k/57.6k divider

SYNC MASTER=YHARTANTO\_J44 SYNC DATE=01/02/2013

**LPDDR3 VREF Margining**


Apple Inc.

DRAWING NUMBER: 051-1573  
 REVISION: 8.0.0  
 BRANCH: dvt1  
 PAGE: 22 OF 120  
 SHEET: 19 OF 82

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 III NOT TO REPRODUCE OR COPY IT  
 IV ALL RIGHTS RESERVED


BOM\_COST\_GROUP=CPU\_SUPPORT

# LPDDR3 CHANNEL A (0-31)



SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE <b>LPDDR3 DRAM Channel A (00-31)</b>			
DRAWING NUMBER 051-1573		SIZE D	
REVISION 8.0.0		BRANCH dvt1	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 23 OF 120	
BOM_COST_GROUP=DRAM		SHEET 20 OF 82	


# LPDDR3 CHANNEL A (32-63)



SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE LPDDR3 DRAM Channel A (32-63)			
DRAWING NUMBER 051-1573		SIZE D	
REVISION 8.0.0		BRANCH dvt1	
PAGE 24 OF 120		SHEET 21 OF 82	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

BOM\_COST\_GROUP=DRAM


# LPDDR3 CHANNEL B (0-31)



SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
LPDDR3 DRAM Channel B (00-31)			
Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	25 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	22 OF 82
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOM\_COST\_GROUP=DRAM


# LPDDR3 CHANNEL B (32-63)




SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE <b>LPDDR3 DRAM Channel B (32-63)</b>			
DRAWING NUMBER 051-1573		SIZE D	
REVISION 8.0.0		BRANCH dvt1	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 26 OF 120	
BOM_COST_GROUP=DRAM		SHEET 23 OF 82	

Intel recommends 55 Ohm for CMD/ADDR, 80 Ohm for CTRL/CKE, 38 Ohm for CLK

==PPOV6\_S0\_MEM\_VTT\_A




==PPOV6\_S0\_MEM\_VTT\_B



www.laptop-schematics.com

SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
LPDDR3 DRAM Termination			
Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	27 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	24 OF 82
III NOT TO REPRODUCE OR COPY IT			
IV ALL RIGHTS RESERVED			

BOM\_COST\_GROUP=DRAM



CRITICAL OMIT\_TABLE

PCIE TBT R2D C P<0>	C2800	16V	PCIE TBT R2D P<0>	AB9	PERP_0	PCIE TBT D2R C P<0>	C2840	16V	PCIE TBT D2R P<0>	14 71 81
PCIE TBT R2D C N<0>	C2801	16V	PCIE TBT R2D N<0>	AA10	PERN_0	PCIE TBT D2R C N<0>	C2841	16V	PCIE TBT D2R N<0>	14 71 81
PCIE TBT R2D C P<1>	C2802	16V	PCIE TBT R2D P<1>	AA12	PERP_1	PCIE TBT D2R C P<1>	C2842	16V	PCIE TBT D2R P<1>	14 71 81
PCIE TBT R2D C N<1>	C2803	16V	PCIE TBT R2D N<1>	AB13	PERN_1	PCIE TBT D2R C N<1>	C2843	16V	PCIE TBT D2R N<1>	14 71 81
PCIE TBT R2D C P<2>	C2804	16V	PCIE TBT R2D P<2>	AB15	PERP_2	PCIE TBT D2R C P<2>	C2844	16V	PCIE TBT D2R P<2>	14 71 81
PCIE TBT R2D C N<2>	C2805	16V	PCIE TBT R2D N<2>	AA16	PERN_2	PCIE TBT D2R C N<2>	C2845	16V	PCIE TBT D2R N<2>	14 71 81
PCIE TBT R2D C P<3>	C2806	16V	PCIE TBT R2D P<3>	AA18	PERP_3	PCIE TBT D2R C P<3>	C2846	16V	PCIE TBT D2R P<3>	14 71 81
PCIE TBT R2D C N<3>	C2807	16V	PCIE TBT R2D N<3>	AB19	PERN_3	PCIE TBT D2R C N<3>	C2847	16V	PCIE TBT D2R N<3>	14 71 81

TBT PCIE RESET L	P5	PERST_OD_N	TBT RSENSE	U20	RSENSE
TBT PWR ON POC RST L	R4	PWR_ON_POC_RSTN	TBT RBIAS	W20	RBIAS
TP TBT MONDC0	AD23	MONDC0	TP TBT PCIE RESET0 L	W6	TP TBT PCIE RESET0 L
TP TBT MONDC1	AC24	MONDC1	TBT DFT STRAP 1	AB3	TBT DFT STRAP 1
DEBUG: For monitoring current/voltage	W18	MONOBSP	TBT ROM SECURITY XOR	AD3	TBT ROM SECURITY XOR
TBT MONOBSP	W18	MONOBSP	TBT DFT STRAP 3	V1	TBT DFT STRAP 3
TBT MONOBSP	W16	MONOBSP			
DEBUG: For monitoring clock	AB7	THERMDA			
TP TBT THERM DP	AB7	THERMDA			
Use A48 GND ball for THERM DN					
TBT SPI MOSI	AA2	EE_DI			
TBT SPI MISO	Y3	EE_DO			
TBT SPI CS L	T5	EE_CS_N			
TBT SPI CLK	U8	EE_CLK			

JTAG TBT TDI	W2	TDI	PCIE_CLKREQ_OD_N	V3	TBT_CLKREQ_O
JTAG TBT TMS	AB1	TMS			
JTAG TBT TCK	AA6	TCK			
JTAG TBT TDO	U6	TDO			
TBT TEST EN	R6	TEST_EN			
TBT TEST PWR GOOD	W8	TEST_PWR_GOOD			
DP TBTSNK0 ML P<3>	E14	DPSNK0_3_P			
DP TBTSNK0 ML N<3>	D13	DPSNK0_3_N			
DP TBTSNK0 ML P<2>	E16	DPSNK0_2_P			
DP TBTSNK0 ML N<2>	D15	DPSNK0_2_N			
DP TBTSNK0 ML P<1>	E18	DPSNK0_1_P			
DP TBTSNK0 ML N<1>	D17	DPSNK0_1_N			
DP TBTSNK0 ML P<0>	E20	DPSNK0_0_P			
DP TBTSNK0 ML N<0>	D19	DPSNK0_0_N			
DP TBTSNK0 AUXCH P	G4	DPSNK0_AUX_P			
DP TBTSNK0 AUXCH N	G2	DPSNK0_AUX_N			
DP TBTSNK0 HPD	AB5	DPSNK0_HPD			

DP TBTSNK0 ML C P<0>	C2820	16V	DP TBTSNK0 ML C P<1>	C2822	16V
DP TBTSNK0 ML C N<0>	C2821	16V	DP TBTSNK0 ML C N<1>	C2823	16V
DP TBTSNK0 ML C P<2>	C2824	16V	DP TBTSNK0 ML C N<2>	C2825	16V
DP TBTSNK0 ML C P<3>	C2826	16V	DP TBTSNK0 ML C N<3>	C2827	16V
DP TBTSNK0 AUXCH C P	C2828	16V	DP TBTSNK0 AUXCH C N	C2829	16V

DP TBTSNK1 ML C P<0>	C2830	16V	DP TBTSNK1 ML C P<1>	C2832	16V
DP TBTSNK1 ML C N<0>	C2831	16V	DP TBTSNK1 ML C N<1>	C2833	16V
DP TBTSNK1 ML C P<2>	C2834	16V	DP TBTSNK1 ML C N<2>	C2835	16V
DP TBTSNK1 ML C P<3>	C2836	16V	DP TBTSNK1 ML C N<3>	C2837	16V
DP TBTSNK1 AUXCH C P	C2838	16V	DP TBTSNK1 AUXCH C N	C2839	16V

TBT A R2D C P<0>	G24	PA_CIO0_TX_P/DPSRC_0_P	TBT B R2D C P<0>	R24	PB_CIO2_TX_P/DPSRC_0_P
TBT A R2D C N<0>	E24	PA_CIO0_TX_N/DPSRC_0_N	TBT B R2D C N<0>	N24	PB_CIO2_TX_N/DPSRC_0_N
TBT A D2R P<0>	G22	PA_CIO0_RX_P	TBT B D2R P<0>	R22	PB_CIO2_RX_P
TBT A D2R N<0>	E22	PA_CIO0_RX_N	TBT B D2R N<0>	N22	PB_CIO2_RX_N
TBT A CONFIG1 BUF	P1	PA_CONFIG1/CIO_0_LSEO	TBT B CONFIG1 BUF	D3	PB_CONFIG1/CIO_2_LSEO
TBT A CONFIG2 RC	K5	PA_CONFIG2/CIO_0_LSEO	TBT B CONFIG2 RC	M1	PB_CONFIG2/CIO_2_LSEO
TBT A R2D C P<1>	L24	PA_CIO1_TX_P/DPSRC_2_P	TBT B R2D C P<1>	W24	PB_CIO3_TX_P/DPSRC_2_P
TBT A R2D C N<1>	J24	PA_CIO1_TX_N/DPSRC_2_N	TBT B R2D C N<1>	U24	PB_CIO3_TX_N/DPSRC_2_N
TBT A D2R P<1>	L22	PA_CIO1_RX_P	TBT B D2R P<1>	W22	PB_CIO3_RX_P
TBT A D2R N<1>	J22	PA_CIO1_RX_N	TBT B D2R N<1>	U22	PB_CIO3_RX_N
TBT A LSTX	N8	PA_LSTX/CIO_1_LSEO	TBT B LSTX	M5	PB_LSTX/CIO_3_LSEO
TBT A LSRX	J6	PA_LSRX/CIO_1_LSEO	TBT B LSRX	P7	PB_LSRX/CIO_3_LSEO
DP TBTPA ML C P<1>	A16	PA_DPSRC_1_P	DP TBTPA ML C P<1>	A20	PB_DPSRC_1_P
DP TBTPA ML C N<1>	B17	PA_DPSRC_1_N	DP TBTPA ML C N<1>	B21	PB_DPSRC_1_N
DP TBTPA ML C P<3>	A18	PA_DPSRC_3_P	DP TBTPA ML C P<3>	A22	PB_DPSRC_3_P
DP TBTPA ML C N<3>	B19	PA_DPSRC_3_N	DP TBTPA ML C N<3>	B23	PB_DPSRC_3_N
DP TBTPA AUXCH C P	L4	PA_AUX_P	DP TBTPA AUXCH C P	K3	PB_AUX_P
DP TBTPA AUXCH C N	L4	PA_AUX_N	DP TBTPA AUXCH C N	K1	PB_AUX_N
DP TBTPA HPD	M3	PA_DPSRC_HPD	DP TBTPA HPD	N6	PB_DPSRC_HPD
TBT A HV EN	R8	GPIO_0/PA_HV_EN/BYP0	TBT B HV EN	F1	GPIO_1/PB_HV_EN/BYP0
TBT A CIO SEL	N2	GPIO_10/PA_CIO_SEL/BYP1	TBT B CIO SEL	R2	GPIO_11/PB_CIO_SEL/BYP1
TBT A DP PWRDN	P3	GPIO_12/PA_DP_PWRDN/BYP2	TBT B DP PWRDN	F3	GPIO_13/PB_DP_PWRDN/BYP2

For unused port, pull CONFIG1, CONFIG2, LSRX, HPD and CIO\_SEL low (10k). All other port signals can be NC.

Security strap setting is XORed with bit in the flash, so the active-level depends on the code in the flash. If strap != bit then security is enabled?

Divides 3.3V to 1.8V

- NOTE: The following pins require testpoints:
- 0 - GPIO\_13
  - 1 - GPIO\_1
  - 2 - GPIO\_2
  - 3 - GPIO\_3
  - 4 - GPIO\_5
  - 5 - PCIE\_RST\_1\_N
  - 6 - PCIE\_RST\_2\_N
  - 7 - PCIE\_RST\_3\_N
  - 8 - GPIO\_15
  - 9 - GPIO\_11
  - 10 - GPIO\_14
  - 11 - GPIO\_0
  - 12 - GPIO\_12
  - 13 - GPIO\_10
  - 14 - PB\_LSTX
  - 15 - PB\_LSRX

SYNC MASTER=T29 RE SYNC DATE=01/19/2013

Thunderbolt Host (1 of 2)

Apple Inc.

DRAWING NUMBER: 051-1573


REVISION: 8.0.0

BRANCH: dvt1

PAGE: 28 OF 120

SHEET: 25 OF 82

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IN ALL RIGHTS RESERVED



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0801	8	CAP, CER, 10UF, 20%, 6.3V, HRZTL, 0402		CRITICAL	

C2920, C2921, C2922, C2923, C2950, C2951, C2952, C2953


EDP current / power consumption figures copied from R68 schematic (Rev 2, dated October 28, 2012, not available on IBL).

SYNC MASTER=T29\_RR SYNC DATE=12/17/2012  
 PAGE TITLE  
**Thunderbolt Host (2 of 2)**  
 Apple Inc.  
 DRAWING NUMBER: 051-1573 SIZE: D  
 REVISION: 8.0.0  
 BRANCH: dvt1  
 PAGE: 29 OF 120  
 SHEET: 26 OF 82  
 NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED  
 BOM\_COST\_GROUP=TBT



3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.




For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3210,R3213		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3211,R3214		TBTHV:P12V

Nominal	Min	Max
IHV50/S3	1120mA	1090mA
		1170mA (12W minimum)

Thunderbolt Connector A



DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).


Sink HPD range:  
High: 2.0 - 5.0V  
Low: 0 - 0.8V

SYNC MASTER=T29 RR		SYNC DATE=10/26/2012	
PAGE TITLE			
Thunderbolt Connector A		DRAWING NUMBER	051-1573
Apple Inc.		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	32 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	28 OF 82
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOM\_COST\_GROUP=TBT

### 3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.




For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3310,R3313		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3311,R3314		TBTHV:P12V


Nominal	Min	Max	
IHV50/S3	1120mA	1090mA	1170mA (12W minimum)

### Thunderbolt Connector B



DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).  
Sink HPD range:  
High: 2.0 - 5.0V  
Low: 0 - 0.8V

SYNC MASTER=T29 RR SYNC DATE=10/26/2012  
PAGE TITLE  
**Thunderbolt Connector B**  
Apple Inc.  
DRAWING NUMBER: 051-1573 SIZE: D  
REVISION: 8.0.0  
BRANCH: dvt1  
PAGE: 33 OF 120  
SHEET: 29 OF 82  
NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED  
BOM\_COST\_GROUP=TBT



**DDC Pull-Ups**

2.2k pull-ups are required by PCH to indicate active display interface.  
 DP++ spec violation, should remove!  
 NOTE: Only DDC\_DATA is sensed, so DDC\_CLK pull-ups are unstuffed.

**DDC Crossbar**

Only necessary on dual-port hosts.  
 On single-port hosts alias TBTPA\_DDC to TBTSNK0\_DDC.  
 NEVER SEND AUXCH THROUGH CROSSBAR!

SAI/SBI = 1: INA == OUTA0, INB == OUTB0  
 SAI/SBI = 0: INA == OUTB0, INB == OUTA0

Second FET needed for dual-port designs.  
 CONNECTS TO TBTBST\_PWREN\_L ON PAGE 30.


SYNC MASTER=114		SYNC DATE=10/23/2012	
PAGE TITLE: DDC Crossbar			
DRAWING NUMBER: 051-1573		SIZE: D	
REVISION: 8.0.0		BRANCH: dvt1	
PAGE: 34 OF 120		SHEET: 30 OF 82	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

BOM\_COST\_GROUP=TBT



www.laptop-schematics.com

www.laptop-schematics.com

### PCIe Wake Muxing




### BLUETOOTH



SYNC MASTER=141		SYNC DATE=11/01/2012	
PAGE TITLE			
Wireless Support		DRAWING NUMBER	SIZE
Apple Inc.		051-1573	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		8.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		dvt1	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	
IV ALL RIGHTS RESERVED		35 OF 120	
		SHEET	
		31 OF 82	

BOM\_COST\_GROUP=WIRELESS



www.laptop-schematics.com


www.laptop-schematics.com

www.laptop-schematics.com


SYNC MASTER=VHARTANTO_J44		SYNC DATE=12/18/2012	
PAGE TITLE			
<b>SSD Connector</b>		DRAWING NUMBER	SIZE
Apple Inc.		051-1573	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	8.0.0
		BRANCH	dvt1
		PAGE	37 OF 120
		SHEET	32 OF 82

BOM\_COST\_GROUP=SSD

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0801	2	CAP_CER,100P,20%,6.3V,MRZTL,0402	C3931,C3933	CRITICAL	



PAGE TITLE		SYNC DATE=01/24/2013	
Camera (1 of 2)		DRAWING NUMBER	051-1573
Apple Inc.		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	39 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	33 OF 82
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



OMIT\_TABLE

REF	VALUE	DESCRIPTION	CRITICAL	OMIT
C4017	1.2PF	25V-COG		
C4018	1.2PF	25V-COG		
C4019	1.2PF	25V-COG		
C4020	1.2PF	25V-COG		
C4002	10UF	6.3V-CERM-X5R		
C4003	10UF	6.3V-CERM-X5R		
C4004	0.47UF	6.3V-CERM-X5R		
C4005	0.1UF	6.3V-CERM-X5R		
C4006	2.2UF	6.3V-CERM		
C4007	0.1UF	6.3V-CERM-X5R		
C4008	2.2UF	6.3V-CERM		
C4009	0.1UF	6.3V-CERM-X5R		

CRITICAL OMIT\_TABLE

REF	VALUE	DESCRIPTION	CRITICAL	OMIT
C4010	0.1UF	6.3V-CERM-X5R		
C4011	0.1UF	6.3V-CERM-X5R		
C4014	1.2PF	25V-COG		
C4015	1.2PF	25V-COG		
C4016	100PF	25V-COG		
R4006	100PF	25V-COG		
R4004	240	1/20W		
R4005	100K	1/20W		
R4007	5	1/20W		
R4009	5	1/20W		
R4010	5	1/20W		
R4030	5	1/20W		
R4031	5	1/20W		

U4000 4GB-DDR3-256MX16 FBGA K4B4G1646B-HYK0

REF	VALUE	DESCRIPTION	CRITICAL	OMIT
MEM CAM A<0>	N3	A0		
MEM CAM A<1>	P7	A1		
MEM CAM A<2>	P3	A2		
MEM CAM A<3>	N2	A3		
MEM CAM A<4>	P8	A4		
MEM CAM A<5>	P2	A5		
MEM CAM A<6>	R8	A6		
MEM CAM A<7>	R2	A7		
MEM CAM A<8>	T8	A8		
MEM CAM A<9>	R3	A9		
MEM CAM A<10>	L7	A10/AP		
MEM CAM A<11>	R7	A11		
MEM CAM A<12>	N7	A12/BC*		
MEM CAM A<13>	T3	A13		
MEM CAM A<14>	T7	A14		
MEM CAM BA<0>	M2	BA0		
MEM CAM BA<1>	N8	BA1		
MEM CAM BA<2>	M3	BA2		
MEM CAM RAS L	J3	RAS*		
MEM CAM CAS L	K3	CAS*		
MEM CAM WE L	L3	WE*		
MEM CAM CLK P	J7	CK		
MEM CAM CLK N	K7	CK		
MEM CAM CKE	K9	CKE		
MEM CAM CS L	L2	CS*		
MEM CAM ODT	K1	ODT		
MEM CAM ZO DDR	L8	ZQ		
MEM CAM RESET L	T2	RESET*		
MEM CAM DQ<0>	E3	MEM CAM DQ<0>		
MEM CAM DQ<1>	F7	MEM CAM DQ<1>		
MEM CAM DQ<2>	F2	MEM CAM DQ<2>		
MEM CAM DQ<3>	F8	MEM CAM DQ<3>		
MEM CAM DQ<4>	H3	MEM CAM DQ<4>		
MEM CAM DQ<5>	H8	MEM CAM DQ<5>		
MEM CAM DQ<6>	G2	MEM CAM DQ<6>		
MEM CAM DQ<7>	H7	MEM CAM DQ<7>		
MEM CAM DQS P<0>	F3	MEM CAM DQS P<0>		
MEM CAM DQS N<0>	G3	MEM CAM DQS N<0>		
MEM CAM DQS P<1>	C7	MEM CAM DQS P<1>		
MEM CAM DQS N<1>	B7	MEM CAM DQS N<1>		
MEM CAM DQ<8>	D7	MEM CAM DQ<8>		
MEM CAM DQ<9>	C8	MEM CAM DQ<9>		
MEM CAM DQ<10>	D2	MEM CAM DQ<10>		
MEM CAM DQ<11>	C2	MEM CAM DQ<11>		
MEM CAM DQ<12>	A7	MEM CAM DQ<12>		
MEM CAM DQ<13>	A2	MEM CAM DQ<13>		
MEM CAM DQ<14>	B8	MEM CAM DQ<14>		
MEM CAM DQ<15>	A3	MEM CAM DQ<15>		
MEM CAM DM<0>	E7	MEM CAM DM<0>		
MEM CAM DM<1>	D3	MEM CAM DM<1>		

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0801	2	CAP,CER,10UF,20%,6.3V,HRZTL,0402	C4002,C4003	CRITICAL	

Camera (2 of 2)

Apple Inc.


DRAWING NUMBER: 051-1573  
REVISION: 8.0.0  
BRANCH: dvt1  
PAGE: 40 OF 120  
SHEET: 34 OF 82

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

BOM\_COST\_GROUP=CAMERA



RIGHT USB PORT A

USB Port Power Switch






Mojo SMC Debug Mux

THE PI3USB102E CAN CLAMP VOLTAGE IN THE INTERNAL USB PINS







SYNC MASTER=141		SYNC DATE=10/23/2012	
External A USB3 Connector			
DRAWING NUMBER		051-1573	
REVISION		8.0.0	
BRANCH		dvt1	
PAGE		46 OF 120	
SHEET		35 OF 82	

BOM\_COST\_GROUP=IO PORTS



**SMC Manual Reset & Isolation**  
 Left shift, option & control keys combined with power button cause SMC RESET# assertion.  
 Keys ANDed with PSoC power to isolate when PSoC is not powered.  
 No IPD on OE input pin PP3V3\_S4 (symbol error).



SYNC MASTER=JACK J52		SYNC DATE=01/28/2014	
Keyboard & Trackpad (1 of 2)			
Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	48 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	36 OF 82
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

# Keyboard Backlight Connector


516S0899

CRITICAL



J4915

AA07A-S010-VA1

F-ST-SM




## TPAD SPI WITH SRC TERMINATION



PAGE TITLE		
Keyboard & Trackpad (2 of 2)		
DRAWING NUMBER	051-1573	SIZE
REVISION	8.0.0	
NOTICE OF PROPRIETARY PROPERTY:	BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	dvt1	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	PAGE	49 OF 120
II NOT TO REPRODUCE OR COPY IT	SHEET	37 OF 82
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV ALL RIGHTS RESERVED		

BOM\_COST\_GROUP=TRACKPAD




NOTE:  
SMS INTERRUPT IS NOT USED, PULL UP TO SMC RAIL.

NOTE:  
Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

SYNC MASTER=JACK J52		SYNC DATE=11/07/2013	
SMC			
Apple Inc.		DRAWING NUMBER	SIZE
051-1573		D	
REVISION		8.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		dvt1	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		50 OF 120	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		38 OF 82	


BOM\_COST\_GROUP=SMC

SMC Reset "Button", Supervisor & AVREF Supply




MR1\* and MR2\* must both be low to cause manual reset.  
Used on mobiles to support SMC reset via keyboard.  
NOTE: Internal pull-ups are to VIN, not V+.

Debug Power "Buttons"




SMC Crystal Circuit

SMC USB Clock require these crystal values: 5, 6, 8, 10, 12, 16, 18, 20, 24, 25 Mhz



SMC12 PECI Support



CHGR\_ACOK SMC\_BC\_ACOK MAKE\_BASE=TRUE

SMC\_PME\_S4\_DARK\_L TBT\_WAKE\_L MAKE\_BASE=TRUE

PM\_CLK32K\_SUSCLK\_R SMC\_CLK32K PLACE\_NEAR=10500 AXIS 5 1mm

68 40 39 38	=PP3V3 S5_SMC		
68 40 18	=PP3V3 S4_SMC		
68	=PP3V3 S0_SMC		
39 38 18	SMC_PME_S4_DARK_L	R5167	100K 1 2 5% 1/20W MF 201
38	SMC_DP_HPD_L	R5168	100K 1 2 5% 1/20W MF 201
71 39 36	SMC_ONOFF_L	R5170	10K 1 2 5% 1/20W MF 201
40 38	SMC_SENSOR_ALERT_L	R5172	10K 1 2 5% 1/20W MF 201
71 40 36	SMC_LID	R5171	100K 1 2 5% 1/20W MF 201
71 38	SMC_TX_L	R5173	10K 1 2 5% 1/20W MF 201
71 38	SMC_RX_L	R5174	100K 1 2 5% 1/20W MF 201
74 38 35	SMC_DEBUGPRT_TX_L	R5175	20K 1 2 5% 1/20W MF 201
74 38 35	SMC_DEBUGPRT_RX_L	R5176	20K 1 2 5% 1/20W MF 201
71 47 38	SMC_TMS	R5177	10K 1 2 5% 1/20W MF 201
71 38	SMC_TDO	R5178	10K 1 2 5% 1/20W MF 201
71 38	SMC_TDI	R5179	10K 1 2 5% 1/20W MF 201
71 47 38	SMC_TCK	R5180	10K 1 2 5% 1/20W MF 201
53 39 28	SMC_BC_ACOK	R5187	100K 1 2 5% 1/20W MF 201
38	SMC_S5_PWRGD_VIN	R5192	100K 1 2 5% 1/20W MF 201
38	SMS_INT_L	R5193	10K 1 2 5% 1/20W MF 201
39 38	CPU_THRMTRIP_3V3	R5117	100K 1 2 5% 1/20W MF 201
64 38	SMC_PM_G2_EN	R5198	100K 1 2 5% 1/20W MF 201
38 13	SMC_ADAPTER_EN	R5185	10K 1 2 5% 1/20W MF 201
39 38	SMC_THRMTRIP	R5186	10K 1 2 5% 1/20W MF 201
75 38 27 26 17	SMC_DELAYED_PWRGD	R5191	100K 1 2 5% 1/20W MF 201
64 38	SMC_S4_WAKESRC_EN	R5190	100K 1 2 5% 1/20W MF 201

SYNC MASTER=JACK_J52		SYNC DATE=10/24/2013	
PAGE TITLE			
<b>SMC Shared Support</b>			
Apple Inc.	DRAWING NUMBER	051-1573	SIZE D
	REVISION	8.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	dvt1	
	PAGE	51 OF 120	
	SHEET	39 OF 82	

BOM\_COST\_GROUP=SMC


## SMC12 ADC Assignments

SMC ADC0	SMC CPU HI ISENSE
SMC ADC1	SMC PBUS VSENSE
SMC ADC2	SMC_BMON ISENSE
SMC ADC3	SMC DCIN ISENSE
SMC ADC4	SMC DCIN VSENSE
SMC ADC5	SMC_BMON DISCRETE ISENSE
SMC ADC6	SMC CPU ISENSE
SMC ADC7	SMC_OTHER5V HI ISENSE
SMC ADC8	SMC_OTHER3V3 HI ISENSE
SMC ADC9	SMC_DDR ISENSE
SMC ADC10	SMC_LCDBLKT ISENSE
SMC ADC11	SMC_TPAD ISENSE
SMC ADC12	SMC_DDR1V8 ISENSE
SMC ADC13	SMC_SSD ISENSE
SMC ADC14	SMC_PP3V3S0 ISENSE
SMC ADC15	SMC_CAMERA ISENSE
SMC ADC16	SMC_TPAD VSENSE
SMC ADC17	SMC_PP5V50 ISENSE
SMC ADC18	SMC_CPUDD ISENSE
SMC ADC19	SMC_PCH ISENSE
SMC ADC20	SMC_CPU VSENSE
SMC ADC21	SMC_LCDPANEL ISENSE
SMC ADC22	SMC_CPU IMON ISENSE
SMC ADC23	SMC_TBT ISENSE


## SMC12 Pin Assignments

SMBUS_SMC_4_ASF_SCL	NC SMBUS_SMC_4_ASF_SCL
SMBUS_SMC_4_ASF_SDA	NC SMBUS_SMC_4_ASF_SDA
BDV_BKL_PWM	NC_SMC_TPAD_BOOST_DISABLE_L
SMC_SYS_LED	NC_SMC_SYS_LED
SMC_GFX_THROTTLE_L	NC_SMC_GFX_THROTTLE_L
SMC_GFX_OVERTEMP	NC_SMC_GFX_OVERTEMP
SMC_FAN_1_CTL	NC_SMC_FAN_1_CTL
SMC_FAN_1_TACH	NC_SMC_FAN_1_TACH
SMC_5VSW_PWR_EN	NC_SMC_5VSW_PWR_EN
SMC_FAN_5_CTL	NC_SMC_FAN_5_CTL
SMC_BIL_BUTTON_L	NC_SMC_BIL_BUTTON_L
MEM_EVENT_L	NC_MEM_EVENT_L
SMC_PWRFAIL_WARN_L	NC_SMC_PWRFAIL_WARN_L

## Thermal Alerts



## Hall Effect Pads



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
677-01216	1	SUBASSY,PCBA,HALL EFFECT,X304	J5250	CRITICAL	
639-00525 (PCBA,HALL EFFECT,X304) REPORTS TO 677-01216					

Specify one of these BOM GROUPS.



BOM GROUP	BOM OPTIONS
CPUTHRM:BOTH	CPUTHRM_THRM:SMC,CPUTHRM_ALERT:SMC
CPUTHRM:THRM	CPUTHRM_THRM:SMC,CPUTHRM_ALERT:PU
CPUTHRM:ALRT	CPUTHRM_THRM:PU,CPUTHRM_ALERT:SMC
CPUTHRM:NONE	CPUTHRM_THRM:PU,CPUTHRM_ALERT:PU

Specify one of these BOM GROUPS.



BOM GROUP	BOM OPTIONS
TBTHRM:BOTH	TBTHRM_THRM:SMC,TBTHRM_ALERT:SMC
TBTHRM:THRM	TBTHRM_THRM:SMC,TBTHRM_ALERT:PU
TBTHRM:ALRT	TBTHRM_THRM:PU,TBTHRM_ALERT:SMC
TBTHRM:NONE	TBTHRM_THRM:PU,TBTHRM_ALERT:PU

Requires EMC1412-1 or EMC1412-2 instead of EMC1412-A, new APN needs to be created.


## S4 SMC Wake Sources



## Top Block Swap




RC Placeholder to filter noise on this signal towards SMC IO.



SMC Project Support	
Apple Inc.	Drawing Number: 051-1573
	Revision: 8.0.0
NOTICE OF PROPRIETARY PROPERTY:	Branch: dvt1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	Page: 52 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	Sheet: 40 OF 82
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	

BOM\_COST\_GROUP=SMC




www.laptop-schematics.com

SYNC MASTER=GK00 J52		SYNC DATE=12/06/2013	
<b>SMBus Connections</b>			
Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt1
		PAGE	53 OF 120
		SHEET	41 OF 82

BOM\_COST\_GROUP=SMC


### CPU High Side Current Sense (IC0R)

Gain: 100x, EDP: 10.5 A  
 Rsense: 0.003 (R5400)  
 Vsense: 31.5 mV, Range: 11 A  
 SMC ADC: 00




### OTHER 5V High Side Current Sense (IO5R)

Gain: 100x, EDP: 6 A  
 Rsense: 0.005 (R5410) or Rsense SHORT  
 Vsense: 30 mV, Range: 6.6 A  
 SMC ADC: 07




### OTHER 3.3V High Side Current Sense (IO3R)

Gain: 200x, EDP: 5 A  
 Rsense: 0.003 (R5440) or Rsense SHORT  
 Vsense: 15 mV, Range: 5.5 A  
 SMC ADC: 08




### LCD Backlight Current Sense (IBLC)

Gain: 100x, EDP: 0.9 A  
 Rsense: 0.025 (R7700)  
 Vsense: 22.5 mV, Range: 1.32 A  
 SMC AD: 10




### Trackpad Actuator X239 Current Sense (ITPC)

Gain: 4.99x, EDP: 2.61 A (Transient)  
 Rsense: 0.02 (R5460)  
 Vsense: 261 mV, Range: 5 A  
 SMC ADC: 11




### PBUS Voltage Sense & Enable (VPUR)

Gain: 0.167x  
 Vnominal: 12.6 V, Range: 19.7 V  
 SMC ADC: 01




### DC In Voltage Sense & Enable (VD0R)

Gain: 0.148x  
 Vnominal: 16.5 V, Range: 22.29 V  
 SMC ADC: 04




### Charger (BMON) Current Sense (IPBR)

Charger Gain: 36x, EDP: 8 A  
 Rsense: 0.005 (R7150) PLACE\_NEAR=U5000.F2:5MM  
 SMC ADC: 02




### DC-IN (AMON) Current Sense (ID0R)

Charger Gain: 20x, EDP: 4.6 A  
 Rsense: 0.020 (R7120)  
 SMC ADC: 03 PLACE\_NEAR=U5000.F1:5MM



### Trackpad Actuator X239 Voltage Sense (VTPC)

Gain: 0.10771  
 Vnominal: 28 V, Range: 30.64 V XW5470  
 SMC ADC: 16  
 PP3V3 S4 TPAD FUSE



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	2	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5419,C5449		OTHERRC:NO
117S0008	1	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5459		LOADRC:NO
117S0008	1	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5469		TPADRC:NO

SYNC MASTER=JACK J52 SYNC DATE=12/15/2013

Power Sensors: High Side

Apple Inc.

Drawing Number: 051-1573 SIZE: D

Revision: 8.0.0

Branch: dvt1

Page: 54 OF 120


Sheet: 42 OF 82

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

BOM\_COST\_GROUP=SENSORS


### PCH 1.05V Current Sense (IC1C)

Gain: 200x, EDP: 5.2 A  
 Rsense: 0.003 (R7640) or Rsense SHORT  
 Vsense: 15.6 mV, Range: 5.5 A  
 SMC ADC: 19




### DDR 1.2V S3 (CPU & Memory) Current Sense (IM0C)

Gain: 200x, EDP: 9.5 A  
 Rsense: 0.002 (R7450) or XW7450  
 Vsense: 19 mV, Range: 8.25 A  
 SMC ADC: 09




### CPU DDR 1.2V S3 (CPU Only) Current Sense (IM1C)

Gain: 500x, EDP: 1.1 A  
 Rsense: 0.005 (R5510) or Rsense SHORT  
 Vsense: 5.5 mV, Range: 1.32 A  
 SMC ADC: 18




### 3.3V S0 Rail Current Sense (IR3C)

Gain: 500x, EDP: 1.1 A  
 Rsense: 0.005 (R5520) or Rsense SHORT  
 Vsense: 5.5 mV, Range: 1.32 A  
 SMC ADC: 14




### 5V S0 Rail Current Sense (IR5C)

Gain: 500x, EDP: 1.0 A  
 Rsense: 0.005 (R5530) or Rsense SHORT  
 Vsense: 5 mV, Range: 1.32 A  
 SMC ADC: 17




### CPU Fixed Current Sense (IC0C)

Gain: 219.33x, EDP: 40 A  
 Rsense: 2x of 0.00075 (R7310, R7320), Rsum: 0.000375  
 Vsense: 15 mV, Range: 40.12 A  
 SMC ADC: 06




### SSD Current Sense (ISDC)

Gain: 200x, EDP: 2.5 A (8.2 W)  
 Rsense: 0.005 (R5580)  
 Vsense: 12.5 mV, Range: 3.3 A  
 SMC ADC: 13




### CPU High Side Current (IC0R) Threshold Alert

Gain: 100x  
 Rsense: 0.003 (R5400)



### DDR 1.8V Current Sense (IM2C)

Gain: 500x, EDP: 0.45 A  
 Rsense: 0.005 (R7829) or Rsense SHORT  
 Vsense: 2.25 mV, Range: 1.32 A  
 SMC ADC: 12



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	3	RES,MTL,FLIM,100K,1/16W,0201,SMD,LF	C5569,C5519,C5599		LOADRC:NO
117S0008	3	RES,MTL,FLIM,100K,1/16W,0201,SMD,LF	C5529,C5539,C5549		LOADRC:NO
117S0008	1	RES,MTL,FLIM,100K,1/16W,0201,SMD,LF	C5579		DDRRC:NO

SYNC MASTER=JACK J52 SYNC DATE=12/06/2013

**Power Sensors: Load Side**

Apple Inc.

051-1573 D

REVISION 8.0.0

BRANCH dvt1


PAGE 55 OF 120

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

43 OF 82

BOM\_COST\_GROUP=SENSORS


CPU High Side (IC0R) Peak Detection Support



In battery discharge scenario negative voltage will be present on IN+/- pins with INA output voltage decreasing from 3.3V with increasing discharge current.


SENSE+ pins of EMC1704 sink 10-20uA current. This deviation has been designed in our Peak Detection circuit. With 10uA sink: 0.125A - 2.1A -> 13mV - 83 mV With 20uA sink: 0.125A - 2.1A -> 23mV - 92 mV

Thunderbolt TBT Current/Voltage Sense (IHSC/VHSC)




Gain: 200x. EDP: 2.8 A  
Rsense: 0.005 (R5640) or Rsense SHORT  
Vsense: 14 mV, Range: 3.3  
SMC AD: 23

Battery BMON Discrete Current Sense (IP0R) & Threshold Alert




Gain: 50x. EDP: 8 A  
Rsense: 0.005 (R7150)  
Vsense: 50 mV, Range: 13.2 A  
SMC AD: 05

LCD Panel Current Sense (ILDC)



Gain: 500x. EDP: 1 A  
RSENSE: 0.005 (R8320) or Rsense SHORT  
Vsense: 5 mV, Range: 1.32 A  
SMC AD: 21

Camera (S2 Controller) Current Sense (ICMC)




Gain: 500x. EDP: 0.82 A  
Rsense: 0.005 (R5610) or XW5610  
Vsense: 4.1 mV, Range: 1.32 A  
SMC AD: 15

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	2	RES.MTL FILM,100K,1/16W,0201,SMD,LF	C5619,C5629		LOADRC:NO
117S0008	1	RES.MTL FILM,100K,1/16W,0201,SMD,LF	C5679		BMONRC:NO
117S0008	1	RES.MTL FILM,100K,1/16W,0201,SMD,LF	C5649		TBTRC:NO

CHGR\_CS0\_R/P/N are swapped on purpose to measure Battery discharge power into system.


Trip Target on Battery current: 3.5 A  
Hysteresis Circuit:  
Vref = 0.854 V  
Vth = 0.758 V -> 3.031 A on Battery current  
Vtl = 0.887 V -> 3.549 A on Battery current  
Hysteresis Margin = 0.518 A

CPU Core Voltage Sense (VC0C)



SMC ADC: 20

CPU Core IMON Current Sense (IC2C)



Gain: 1 A / 28.273 mV, Range: 40 A.  
SMC ADC: 22

With R7210 (Ri) set to 316 Ohm, R7310 (Rsen) set to 0.75 mOhm, R7230 set to 95.3 kOhm, Num Phases (N) is 2, and Io (ICmax) is 40A, then 1A of Io gives 28.273mV at the Vimon.

Power Sensors: Extended

Apple Inc.

051-1573

8.0.0

dvt1

56 OF 120


44 OF 82

**Thermal Sensor A:  
Thunderbolt Die, MLB Proximity**

I2C Write: 0xD8, I2C Read: 0xD9

**Thermal Diode: TBT Die (THSP)**

Placement Note:  
The P leg connects to THERMDA pin of the TBT chip, the N leg connect to pin AA8.



U5850 I2C Address:  
By setting R5851 to 15k, I2C address for U5850 is 0xD8/0xD9.

**Thermal Diode: MLB Proximity (TMLB)**

Placement Note:  
Place U5850 on the TOP side, on the left portion of the board, 1" to the right of USB connector.

**Thermal Sensor B & CPU High Peak Detection:  
CPU Proximity, Memory Proximity, Airflow, Fin Stack Proximity**

I2C Write: 0x98, I2C Read: 0x99

**Thermal Diode: Airflow (TA0P)**

Placement Note:  
Place Q5871, Airflow thermal indicator, above the SSD, on the BOTTOM side.

**Thermal Diode: Memory Proximity (TM0P)**


Placement Note:  
Place Q5872 between two rows of Memory devices, between channel A and B, on the BOTTOM side.

**Thermal Diode: CPU Proximity (TC0P)**


Placement Note:  
Place Q5873 under the CPU, on the BOTTOM side.

**Thermal Sensor: Fin Stack Proximity (Th1H)**

Placement Note:  
Place U5870 at corner near Fan, on the TOP side.



Placement Note: Place C5800 and C5801 near Q5871.




SYNC MASTER=YHARTANTO J44		SYNC DATE=01/07/2013	
<b>Thermal Sensors</b>			
Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt1
		PAGE	58 OF 120
		SHEET	45 OF 82


BOM\_COST\_GROUP=SENSORS

# FAN CONNECTOR

www.laptop-schematics.com  
KEEP THE 5 PIN CONNECTOR FROM D1




Placement Note: Place C6002 and C6003 near Q6060



SYNC MASTER=J41		SYNC DATE=10/23/2012	
PAGE TITLE			
Fan			
Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt1
		PAGE	60 OF 120
		SHEET	46 OF 82

BOM\_COST\_GROUP=FAN


**SPI ROM**  
 Quad-IO Mode (Mode 0 & 3) supported.  
 SPI Frequency: 50MHz for CPU, 20MHz for SMC.




NOTE: If HOLD\* is asserted ROM will ignore SPI cycles in normal and Dual-IO modes.

Quad SPI and QPI instructions require the non-volatile Quad Enable bit (QE) in Status Register-2 to be set. When QE=1, the /WP pin becomes IO2 and /HOLD pin becomes IO3.

**SPI+SWD SAM Connector**



**SPI Bus Series Termination**




PAGE TITLE		SYNC DATE=01/09/2013	
<b>SPI Debug Connector</b>			
Apple Inc.		DRAWING NUMBER	051-1573
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	8.0.0
		BRANCH	dvt1
		PAGE	61 OF 120
		SHEET	47 OF 82

BOM\_COST\_GROUP=CPU\_SUPPORT


# AUDIO CODEC, ANALOG BLOCKS

APPLE P/N 353S4080




## 4.5V POWER SUPPLY FOR CODEC

APPLE P/N 353S2456



SYNC MASTER=ICURCIO-J44		SYNC DATE=05/13/2013	
PAGE TITLE			
Audio: Codec, Analog		DRAWING NUMBER	SIZE
Apple Inc.		051-1573	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	8.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	dvt1
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	62 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	48 OF 82
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		BOM_COST_GROUP=AUDIO	
IV ALL RIGHTS RESERVED			

AUDIO CODEC, DIGITAL BLOCKS  
APPLE P/N 353S4080








SYNC MASTER=ICURCIO J44		SYNC DATE=07/25/2013	
PAGE TITLE <b>Audio: Codec, Digital</b>			
Apple Inc.	DRAWING NUMBER	051-1573	SIZE D
	REVISION	8.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt1
		PAGE	63 OF 120
		SHEET	49 OF 82

BOM\_COST\_GROUP=AUDIO

4X MONO SPEAKER AMPLIFIERS (MAX98300 & SSM2375)

APN: 353S2888 & 353S2958  
 GAIN = +3 DB  
 1ST ORDER FC (L&R) = NOM 569 HZ  
 1ST ORDER FC (SUB) = NOM 9 HZ







Placement Note: Place C6447 and C6452 near U6420


Placement Note: Place C6448 and C6449 near U6430

Placement Note: Place C6450 near U6410



Placement Note: Place C6451 near U6440



SYNC MASTER=DIRK J44		SYNC DATE=01/09/2013	
PAGE TITLE			
Audio: Speaker Amps		DRAWING NUMBER	051-1573
Apple Inc.		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	64 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	50 OF 82
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



R/C6550 FILTER TO ADDRESS OUT-OF-BAND NOISE ISSUE SEEN ON EARLY HEADSETS (SEE RADAR # 6210118)



SYNC MASTER=ICIRCIO J44		SYNC DATE=07/25/2013	
<b>Audio: Jack Support</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-1573	D
		REVISION	8.0.0
		BRANCH	dvt1
		PAGE	65 OF 120
		SHEET	51 OF 82

BOM\_COST\_GROUP=AUDIO

CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL
HP/HS OUT	0X02 (2)	0X02 (2)	0X10 (16)	N/A
TWEETERS	0X03 (3)	0X03 (3)	0X12 (18)	CODEC GPIO0
SUB	0X04 (4)	0X04 (4)	0X13 (19)	CODEC GPIO0
SPDIF OUT	N/A	0X0E (14)	0X21 (33)	N/A

CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF
DMIC 1	0X09 (9)	0X1C (28)	3.3V
DMIC 2	0X09 (9)	0X1C (28)	3.3V
HEADSET MIC	0X07 (7)	0X18 (24)	2.7V

OTHER CODEC GPIO LINES

LEFT SPEAKER ID	GPIO2 INPUT	HIGH = FG, LOW = MERRY
RIGHT SPEAKER ID	GPIO3 INPUT	HIGH = FG, LOW = MERRY
DFET CONTROL	GPIO4 OUTPUT	HIGH = DFETs OPEN

SPEAKER CONNECTOR

HP=80HZ  
APN: 518S0672



CRITICAL  
J6602  
78171-6006  
M-RT-SM

2-MIC CONNECTOR

APN: 518S0818

CRITICAL  
J6601  
FF14A-6C-R11DL-B-3H  
F-RT-SM


CRITICAL  
J6603  
78171-6006  
M-RT-SM



SYNC MASTER=ICIRCIO J44		SYNC DATE=05/13/2013	
Audio: Jack Translators			
Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	66 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	52 OF 82
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOM\_COST\_GROUP=AUDIO


MagSafe DC Power Jack



DC-In & Battery Connectors	
Apple Inc.	DRAWING NUMBER: 051-1573
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION: 8.0.0 BRANCH: dvt1 PAGE: 70 OF 120 SHEET: 53 OF 82

BOM\_COST\_GROUP=POWER

Reverse-Current Protection



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
107S0387	1	RES MTL FILM 1W 2000HM 0 5% 0612 LF BLK	R7120	CRITICAL	

SYNC MASTER=AHARTMAN\_J52 SYNC DATE=11/06/2013

**PBus Supply & Battery Charger**


Apple Inc.

Drawing Number: 051-1573  
Revision: 8.0.0  
Branch: dvt1  
Page: 71 OF 120  
Sheet: 54 OF 82

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED


BOM\_COST\_GROUP=POWER

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S00036	1	IC, ISL95826AS2378, PWM, PG, VR12.5/6, QFN-32	U7200	CRITICAL	



SYNC MASTER=141		SYNC DATE=10/23/2012	
CPU VR12.6 VCC Regulator IC			
DRAWING NUMBER		051-1573	SIZE D
REVISION		8.0.0	
BRANCH		dvt1	
PAGE		72 OF 120	
SHEET		55 OF 82	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

BOM\_COST\_GROUP=POWER



Additional Input Bulk Caps

Note: C7377, C7379 were removed. Area where the pads used to reside was preserved.

Vout = 1.85V max  
40A MAX OUTPUT  
F = 800KHZ

CPU VR12.6 VCC Power Stage		DRAWING NUMBER	051-1573	SIZE	D
Apple Inc.		REVISION	8.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt1		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	73 OF 120		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	56 OF 82		
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					

BOM\_COST\_GROUP=POWER

1.2V S3 Regulator

8 7 6 5 4 3 2 1

D

D

C


C

B

B

A

A



www.laptop-schematics.com


www.laptop-schematics.com

www.laptop-schematics.com

SYNC MASTER=141_MLB		SYNC DATE=05/21/2013	
LPDDR3 Supply			
Apple Inc.		DRAWING NUMBER	051-1573
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	8.0.0
		BRANCH	dvt1
		PAGE	74 OF 120
		SHEET	57 OF 82

BOM\_COST\_GROUP=POWER

8 7 6 5 4 3 2 1




SYNC MASTER=114		SYNC DATE=10/23/2012	
PAGE TITLE			
5V & 3.3V Power Supply			SIZE
DRAWING NUMBER		051-1573	D
REVISION		8.0.0	
BRANCH		dvt1	
PAGE		75 OF 120	
SHEET		58 OF 82	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

BOM\_COST\_GROUP=POWER

1.05V S0 Regulator

www.laptop-schematics.com



SYNC MASTER=AHARTMAN_J52		SYNC DATE=10/29/2013	
PAGE TITLE			
1.05V Power Supply			
DRAWING NUMBER		SIZE	
051-1573		D	
REVISION		8.0.0	
BRANCH		dvt1	
PAGE		76 OF 120	
SHEET		59 OF 82	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

BOM\_COST\_GROUP=POWER

Page Notes


Power aliases required by this page  
 =PPVIN\_S0SW\_LCDCLKT FET (9 12 6V LCD BACKLIGHT INPUT)  
 =PP5V\_S0\_BKLT (5V BACKLIGHT DRIVER INPUT)  
 =PP5V\_S0SW\_KBDLED (5V KEYBOARD BACKLIGHT INPUT)

BOM options provided by this page  
 BKLT\_ENG Stuffs 10 2 ohm series R for engineering builds  
 BKLT\_PROD Stuffs 0 ohm series R for production

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
107S0386	RES, MTL	FILM, 1W, 25MOHM, 1%, 4TERM, G612, BLK7700		CRITICAL	

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES, MTL FILM, 0 OHM, 1A MAX, 0402, SMD	R7720, R7721	CRITICAL	BKLT:PROD

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES, MTL FILM, 0 OHM, 1A MAX, 0402, SMD	R7720, R7721	CRITICAL	BKLT:PROD



- PP5V\_S0\_BKLT A 60  
 MIN LINE WIDTH=2 MM  
 MIN NECK WIDTH=0.25 MM  
 VOLTAGE=5V
- PP5V\_S0\_BKLT D 60  
 MIN LINE WIDTH=2 MM  
 MIN NECK WIDTH=0.25 MM  
 VOLTAGE=5V
- PPVIN\_S0SW\_LCDCLKT F 60  
 MIN LINE WIDTH=2 MM  
 MIN NECK WIDTH=0.25 MM  
 VOLTAGE=12.9V
- PPVIN\_S0SW\_LCDCLKT R 60  
 MIN LINE WIDTH=2 MM  
 MIN NECK WIDTH=0.25 MM  
 VOLTAGE=12.9V
- PPVIN\_S0SW\_LCDCLKT FET 60  
 MIN LINE WIDTH=2 MM  
 MIN NECK WIDTH=0.25 MM  
 VOLTAGE=5V
- PPVIN\_S0SW\_LCDCLKT 60  
 MIN LINE WIDTH=2 MM  
 MIN NECK WIDTH=0.25 MM  
 VOLTAGE=12.9V
- LCDBKLT FET DRV R 60  
 MIN LINE WIDTH=2 MM  
 MIN NECK WIDTH=0.25 MM  
 VOLTAGE=5V
- LCDBKLT FET DRV 60  
 MIN LINE WIDTH=2 MM  
 MIN NECK WIDTH=0.25 MM  
 VOLTAGE=5V
- LCDBKLT SW 60  
 MIN LINE WIDTH=2 MM  
 MIN NECK WIDTH=0.25 MM  
 VOLTAGE=5V
- PPVIN\_SW\_LCDCLKT SW 60  
 MIN LINE WIDTH=2 MM  
 MIN NECK WIDTH=0.25 MM  
 VOLTAGE=5V
- PPVOUT\_S0\_LCDCLKT 60 65 71  
 MIN LINE WIDTH=0.5 MM  
 MIN NECK WIDTH=0.25 MM  
 VOLTAGE=5V
- PPVOUT\_S0\_KBDCLKT 37 60 71  
 MIN LINE WIDTH=0.5 MM  
 MIN NECK WIDTH=0.25 MM  
 VOLTAGE=40V
- PPVOUT\_BKLT\_FB2 60  
 MIN LINE WIDTH=0.4 MM  
 MIN NECK WIDTH=0.25 MM  
 VOLTAGE=5V

SYNC MASTER=SHART\_344 SYNC DATE=11/20/2012

LCD & KBD Backlight Driver

Apple Inc.

DRAWING NUMBER: 051-1573  
 REVISION: 8.0.0  
 BRANCH: dvt1  
 PAGE: 77 OF 120  
 SHEET: 60 OF 82


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

BOM\_COST\_GROUP=DISPLAY

### 1.05V SUS LDO


Cougar Point requires JTAG pull-ups to be powered at 1.05V when SUS suspend well is active. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.

### 1.8V S3 REGULATOR



www.laptop-schematics.com

### 1.5V S0 Switcher




SYNC MASTER=AHARTMAN J52		SYNC DATE=11/06/2013	
PAGE TITLE			
Misc Power Supplies		DRAWING NUMBER	SIZE
Apple Inc.		051-1573	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	8.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	dvt1
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	78 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	61 OF 82
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	

BOM\_COST\_GROUP=POWER

www.laptop-schematics.com

www.laptop-schematics.com




SYNC MASTER=AHARTMAN J52		SYNC DATE=11/06/2013	
PAGE TITLE			
X239 Power Supply			
DRAWING NUMBER		SIZE	
051-1573		D	
REVISION		8.0.0	
BRANCH		dvt1	
PAGE		79 OF 120	
SHEET		62 OF 82	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

BOM\_COST\_GROUP=TRACKPAD


1.5V S0 Audio Switch (BYPASSED)

Loading specs per J41/43\_PowerBudget\_Riviera\_rev0.99e




Part	TPS22924C
Type	Load Switch
R(on) @ 1.8V	19.6 mOhm Typ
R(on) @ 1.5V	21.8 mOhm Max
Current	2A Max

3.3V SUS Switch




Part	TPS22934
Type	Load Switch
R(on) @ 3.6V	63 mOhm Typ
R(on) @ 3.3V	77 mOhm Max
Current	1A Max

3.3V S4 Switch




Part	TPS22920
Type	Load Switch
R(on) @ 3.6V	5.5 MOHM TYP
R(on) @ 3.3V	8.8 MOHM MAX
Current	4A MAX

3.3V SSD Switch




Part	SLG5AP1453V
Type	Load Switch
R(on) @ 25C	7.8 mOhm Typ
R(on) @ 3.3V	8.5 mOhm Max
Current	5.3A Max

1.05V PCH HSIO Switch




Part	SLG5AP1471V
Type	Load Switch
R(on) @ 4V Vgs	9.8 mOhm Typ
R(on) @ 1.05V	TBD mOhm Max
Current	6A Max

3.3V S3 Switch




Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ
R(on) @ 3.3V	25.8 mOhm Max
Current	2A Max

5V S4 Switch




Part	SLG5AP1443V
Type	Load Switch
R(on)	17 mOhm Typ
R(on)	19 mOhm Max
Current	2.5A

3.3V S0 Switch




Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ
R(on) @ 3.3V	25.8 mOhm Max
Current	2A Max

5V S0 Switch



Part	SLG5AP1443V
Type	Load Switch
R(on)	17 mOhm Typ
R(on)	19 mOhm Max
Current	2.5A


3.3V Sensor Switch





Part	TPS22934
Type	Load Switch
R(on) @ 3.6V	63 mOhm Typ
R(on) @ 3.3V	77 mOhm Max
Current	1A Max

REMOVED THE ANALOG POWER GATE AS SLG5AP1471 SHOULD BE AVAILABLE BY THEN


CAPACITORS ADDED FOR NOISE FLOOR REASONS:



Placement Note: Place C8090, C8091 and C8092 near U8000



Power FETs	
Apple Inc.	DRAWING NUMBER: 051-1573
NOTICE OF PROPRIETARY PROPERTY:	REVISION: 8.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	BRANCH: dvt1
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	PAGE: 80 OF 120
II NOT TO REPRODUCE OR COPY IT	SHEET: 63 OF 82
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	



Mobile System Power State Table

State	PM SLP S3	PM SLP S4	PM SLP S5	PM SLP S0	PM SLP S1	PM SLP S2
Power Off	0	0	0	0	0	0
Standby (S3)	1	0	0	0	0	0
Standby (S4)	0	1	0	0	0	0
Standby (S5)	0	0	1	0	0	0
Standby (S0)	0	0	0	1	0	0
Standby (S1)	0	0	0	0	1	0
Standby (S2)	0	0	0	0	0	1
Battery Off (Normal)	0	0	0	0	0	0
Battery Off (Critical)	1	0	0	0	0	0
Battery Off (Suspend)	0	0	0	0	0	0

Power Control

Apple Inc.

Apple logo

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

SYNC MASTER=AHARTMAN\_J52 SYNC DATE=11/06/2013

DRAWING NUMBER: 051-1573

REVISION: 8.0.0


BRANCH: dvt1

PAGE: 81 OF 120

SHEET: 64 OF 82

BOM\_COST\_GROUP=CPU SUPPORT

# LCD PANEL INTERFACE (eDP)



## 3.3V TCON Switch

Part	TPS22904
Type	Load Switch
R(on)	75 mOhm Typ 95 mOhm Max
Current	0.5A Max

## LCD Panel AUX strapping


S0 Enables

### PANEL COMPATIBILITY

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0007	1	RES, MF, 1/20W, 10K OHM, 5, 0201, SMD	R8342	CRITICAL	PANEL:OLD
117S0201	1	RES, MF, 1A MAX, 0.0 OHM, 5K, 0201, BLACK	R8342	CRITICAL	PANEL:NEW

eDP Display Connector	
Apple Inc.	Drawing Number: 051-1573
Revision: 8.0.0	Size: D
Branch: dvt1	Page: 83 OF 120
Sheet: 65 OF 82	

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED




NOTE: This connector is shielded 70P Hirose Plug APN 516S1059, mates with APN 516S1058.

SYNC MASTER=GK00 J52		SYNC DATE=05/01/2014	
PAGE TITLE			
<b>RIO Connector</b>			
Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt1
		PAGE	95 OF 120
		SHEET	66 OF 82

BOM\_COST\_GROUP=IO PORTS

DISPLAY MUX: DP OR HDMI



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
343S0666	1	IC, SAK,AP4179,DP MUX CTRLR,TDFN-8	U9700	CRITICAL	

PRIORITY 0 = HDMI WINS OVER DP  
 PRIORITY 1 = DP WINS OVER HDMI

AUX\_SEL 0 = AUX ONLY  
 AUX\_SEL 1 = DDC ONLY  
 AUX\_SEL Vdd/2 = AUX & DDC


Display Mux: HDMI vs DP

Apple Inc.

DRAWING NUMBER: 051-1573  
 REVISION: 8.0.0  
 BRANCH: dvt1  
 PAGE: 97 OF 120  
 SHEET: 67 OF 82

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

BOM\_COST\_GROUP=TBT



TBT RAILS (OFF WHEN NO CABLE)

1.5V/1.2V/1.8V/1.05V RAILS

CPU "VCORE" RAILS

Digital Ground

SYNC MASTER=SHART J44		SYNC DATE=01/14/2013	
PAGE TITLE			
<b>Power Aliases</b>		DRAWING NUMBER	SIZE
Apple Inc.		051-1573	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		8.0.0	dvt1
		PAGE	SHEET
		100 OF 120	68 OF 82

HDMI VS TBT

```

MAKE_BASE
5 =DP TBTSNK1 ML C P<0> == TRUE DP HDMI TBT ML P<0> 67 77
5 =DP TBTSNK1 ML C N<0> == TRUE DP HDMI TBT ML N<0> 67 77
5 =DP TBTSNK1 ML C P<1> == TRUE DP HDMI TBT ML P<1> 67 77
5 =DP TBTSNK1 ML C N<1> == TRUE DP HDMI TBT ML N<1> 67 77
5 =DP TBTSNK1 ML C P<2> == TRUE DP HDMI TBT ML P<2> 67 77
5 =DP TBTSNK1 ML C N<2> == TRUE DP HDMI TBT ML N<2> 67 77
5 =DP TBTSNK1 ML C P<3> == TRUE DP HDMI TBT ML P<3> 67 77
5 =DP TBTSNK1 ML C N<3> == TRUE DP HDMI TBT ML N<3> 67 77
13 =DP TBTSNK1 AUXCH C P == TRUE DP HDMI TBT AUX P 67 77
13 =DP TBTSNK1 AUXCH C N == TRUE DP HDMI TBT AUX N 67 77
13 =DP TBTSNK1 DDC CLK == TRUE DP HDMI TBT DDC CLK 67
13 =DP TBTSNK1 DDC DATA == TRUE DP HDMI TBT DDC DATA 67
13 =DP TBTSNK1 HPD == TRUE DPMUX HPD OUT 67

```

```

25 HDMI_TBTMUX_SEL_TBT == TBT_GO2SX_BIDIR 15
MAKE_BASE=TRUE
DISP_MUX_SEL 67
13 DP_AUXCH_ISOL_L == HDMI_TBTMUX_LATCH 67
MAKE_BASE=TRUE

```

EPD PANEL

```

MAKE_BASE
60 =I2C_BKLT_SCL == TRUE I2C_BKLT_SCL 65 71
60 =I2C_BKLT_SDA == TRUE I2C_BKLT_SDA 65 71

```

UNUSED SIGNALS

```

MAKE_BASE
12 TP_PCIE_CLK100M_FWP == TRUE NO_TEST=TRUE NC_PCIE_CLK100M_FWP
12 TP_PCIE_CLK100M_FWN == TRUE NO_TEST=TRUE NC_PCIE_CLK100M_FWN
14 TP_PCIE_FW_D2RP == TRUE NO_TEST=TRUE NC_PCIE_FW_D2RP
14 TP_PCIE_FW_D2RN == TRUE NO_TEST=TRUE NC_PCIE_FW_D2RN
14 TP_PCIE_FW_R2D_CP == TRUE NO_TEST=TRUE NC_PCIE_FW_R2D_CP
14 TP_PCIE_FW_R2D_CN == TRUE NO_TEST=TRUE NC_PCIE_FW_R2D_CN
13 TP_PCIE_CLK100M_ENETSDP == TRUE NO_TEST=TRUE NC_PCIE_CLK100M_ENETSDP
13 TP_PCIE_CLK100M_ENETSDN == TRUE NO_TEST=TRUE NC_PCIE_CLK100M_ENETSDN
14 USB_IR_P == TRUE NO_TEST=TRUE NC_USB_IRP 74
14 USB_IR_N == TRUE NO_TEST=TRUE NC_USB_IRN 74
14 TP_USB_CAMERAP == TRUE NO_TEST=TRUE NC_USB_CAMERAP 74
14 TP_USB_CAMERAN == TRUE NO_TEST=TRUE NC_USB_CAMERAN 74
14 TP_USB_SDP == TRUE NO_TEST=TRUE NC_USB_SDP 74
14 TP_USB_SDN == TRUE NO_TEST=TRUE NC_USB_SDN 74
12 TP_HDA_SDIN1 == TRUE NO_TEST=TRUE NC_HDA_SDIN1
12 TP_PCI_PME_L == TRUE NO_TEST=TRUE NC_PCI_PME_L
14 TP_CLINK_CLK == TRUE NO_TEST=TRUE NC_CLINK_CLK
14 TP_CLINK_DATA == TRUE NO_TEST=TRUE NC_CLINK_DATA
14 TP_CLINK_RESET_L == TRUE NO_TEST=TRUE NC_CLINK_RESET_L

```

```

12 TP_ITPXDP_CLK100MN == TRUE NO_TEST=TRUE NC_ITPXDP_CLK100MN
12 TP_ITPXDP_CLK100MP == TRUE NO_TEST=TRUE NC_ITPXDP_CLK100MP
12 TP_PCH_I2S1_TXD == TRUE NO_TEST=TRUE NC_PCH_I2S1_TXD
12 TP_PCH_I2S1_SFRM == TRUE NO_TEST=TRUE NC_PCH_I2S1_SFRM
12 TP_PCH_I2S1_SCLK == TRUE NO_TEST=TRUE NC_PCH_I2S1_SCLK
13 TP_PCH_SLP_WLAN_L == TRUE NO_TEST=TRUE NC_PCH_SLP_WLAN_L
13 TP_PCH_SLP_LAN_L == TRUE NO_TEST=TRUE NC_PCH_SLP_LAN_L
14 TP_SPI_CS1_L == TRUE NO_TEST=TRUE NC_SPI_CS1_L
14 TP_SPI_CS2_L == TRUE NO_TEST=TRUE NC_SPI_CS2_L
14 TP_USB_5N == TRUE NO_TEST=TRUE NC_USB_5N 74
14 TP_USB_5P == TRUE NO_TEST=TRUE NC_USB_5P 74

```

```


64 TP_AUD_CODEEC_MICBIAS1_L == TRUE NO_TEST=TRUE NC_AUD_CODEEC_MICBIAS1_L
64 TP_AUD_CODEEC_MICBIAS1_R == TRUE NO_TEST=TRUE NC_AUD_CODEEC_MICBIAS1_R
64 TP_AUD_CODEEC_MICBIAS2_L == TRUE NO_TEST=TRUE NC_AUD_CODEEC_MICBIAS2_L
64 TP_AUD_CODEEC_MICBIAS2_R == TRUE NO_TEST=TRUE NC_AUD_CODEEC_MICBIAS2_R

```

```

64 TP_SUS_PGOOD_MR_L == TRUE NO_TEST=TRUE NC_SUS_PGOOD_MR_L
TP_SMC_TRST_L == TRUE NO_TEST=TRUE NC_SMC_TRST_L
TP_SMC_MD1 == TRUE NO_TEST=TRUE NC_SMC_MD1
64 TP_TDM_ONEWIRE_MPM == TRUE NO_TEST=TRUE NC_TDM_ONEWIRE_MPM

```



TBT UNUSED NETS

```

25 TP_TBT_MONDC0 == TRUE NC_TBT_MONDC0
MAKE_BASE=TRUE
25 TP_TBT_MONDC1 == TRUE NC_TBT_MONDC1
MAKE_BASE=TRUE
25 TP_TBT_PCIE_RESET0_L == TRUE NC_TBT_PCIE_RESET0_L
MAKE_BASE=TRUE
25 TP_TBT_XTAL25OUT == TRUE NC_TBT_XTAL25OUT
MAKE_BASE=TRUE
25 TP_DP_TBTSRC_ML_CP<3> == TRUE NC_DP_TBTSRC_ML_CP<3>
MAKE_BASE=TRUE
25 TP_DP_TBTSRC_ML_CN<3> == TRUE NC_DP_TBTSRC_ML_CN<3>
MAKE_BASE=TRUE
25 TP_DP_TBTSRC_ML_CP<2> == TRUE NC_DP_TBTSRC_ML_CP<2>
MAKE_BASE=TRUE
25 TP_DP_TBTSRC_ML_CN<2> == TRUE NC_DP_TBTSRC_ML_CN<2>
MAKE_BASE=TRUE
25 TP_DP_TBTSRC_ML_CP<1> == TRUE NC_DP_TBTSRC_ML_CP<1>
MAKE_BASE=TRUE
25 TP_DP_TBTSRC_ML_CN<1> == TRUE NC_DP_TBTSRC_ML_CN<1>
MAKE_BASE=TRUE
25 TP_DP_TBTSRC_ML_CP<0> == TRUE NC_DP_TBTSRC_ML_CP<0>
MAKE_BASE=TRUE
25 TP_DP_TBTSRC_ML_CN<0> == TRUE NC_DP_TBTSRC_ML_CN<0>
MAKE_BASE=TRUE
25 TP_DP_TBTSRC_AUXCH_CP == TRUE NC_DP_TBTSRC_AUXCH_CP
MAKE_BASE=TRUE
25 TP_DP_TBTSRC_AUXCH_CN == TRUE NC_DP_TBTSRC_AUXCH_CN
MAKE_BASE=TRUE

```

SYNC MASTER=SHART\_344 SYNC DATE=11/19/2012

PAGE TITLE

### Signal Aliases

Apple Inc.

DRAWING NUMBER: 051-1573  
REVISION: 8.0.0  
BRANCH: dvt1

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PAGE: 102 OF 120  
SHEET: 69 OF 82

LPDDR3 COMMAND/ADDRESS

	MAKE BASE			
7	==MEM A A<5>	==	TRUE	MEM A CAA<0>
7	==MEM A A<9>	==	TRUE	MEM A CAA<1>
7	==MEM A A<6>	==	TRUE	MEM A CAA<2>
7	==MEM A A<8>	==	TRUE	MEM A CAA<3>
7	==MEM A A<7>	==	TRUE	MEM A CAA<4>
7	==MEM A BA<2>	==	TRUE	MEM A CAA<5>
7	==MEM A A<12>	==	TRUE	MEM A CAA<6>
7	==MEM A A<11>	==	TRUE	MEM A CAA<7>
7	==MEM A A<15>	==	TRUE	MEM A CAA<8>
7	==MEM A A<14>	==	TRUE	MEM A CAA<9>
7	==MEM A A<13>	==	TRUE	MEM A CAB<0>
7	==MEM A CAS L	==	TRUE	MEM A CAB<1>
7	==MEM A WE L	==	TRUE	MEM A CAB<2>
7	==MEM A RAS L	==	TRUE	MEM A CAB<3>
7	==MEM A BA<0>	==	TRUE	MEM A CAB<4>
7	==MEM A A<2>	==	TRUE	MEM A CAB<5>
7	==MEM A BA<1>	==	TRUE	MEM A CAB<6>
7	==MEM A A<10>	==	TRUE	MEM A CAB<7>
7	==MEM A A<1>	==	TRUE	MEM A CAB<8>
7	==MEM A A<0>	==	TRUE	MEM A CAB<9>
7	==MEM A ODT<0>	==	TRUE	MEM A ODT<0>
7	==MEM A A<3>	==	TRUE	TP LPDDR3 RSVD1
7	==MEM A A<4>	==	TRUE	TP LPDDR3 RSVD2
7	==MEM B A<5>	==	TRUE	MEM B CAA<0>
7	==MEM B A<9>	==	TRUE	MEM B CAA<1>
7	==MEM B A<6>	==	TRUE	MEM B CAA<2>
7	==MEM B A<8>	==	TRUE	MEM B CAA<3>
7	==MEM B A<7>	==	TRUE	MEM B CAA<4>
7	==MEM B BA<2>	==	TRUE	MEM B CAA<5>
7	==MEM B A<12>	==	TRUE	MEM B CAA<6>
7	==MEM B A<11>	==	TRUE	MEM B CAA<7>
7	==MEM B A<15>	==	TRUE	MEM B CAA<8>
7	==MEM B A<14>	==	TRUE	MEM B CAA<9>
7	==MEM B A<13>	==	TRUE	MEM B CAB<0>
7	==MEM B CAS L	==	TRUE	MEM B CAB<1>
7	==MEM B WE L	==	TRUE	MEM B CAB<2>
7	==MEM B RAS L	==	TRUE	MEM B CAB<3>
7	==MEM B BA<0>	==	TRUE	MEM B CAB<4>
7	==MEM B A<2>	==	TRUE	MEM B CAB<5>
7	==MEM B BA<1>	==	TRUE	MEM B CAB<6>
7	==MEM B A<10>	==	TRUE	MEM B CAB<7>
7	==MEM B A<1>	==	TRUE	MEM B CAB<8>
7	==MEM B A<0>	==	TRUE	MEM B CAB<9>
7	==MEM B ODT<0>	==	TRUE	MEM B ODT<0>
7	==MEM B A<3>	==	TRUE	TP LPDDR3 RSVD3
7	==MEM B A<4>	==	TRUE	TP LPDDR3 RSVD4

UNUSED MEMORY SIGNALS

	MAKE BASE		
7	==MEM RESET L	==	TRUE TP CPU MEM RESET L

20	==MEM A DOS P<0>	==	TRUE	MEM A DOS P<0>
20	==MEM A DOS N<0>	==	TRUE	MEM A DOS N<0>
20	==MEM A DOS P<1>	==	TRUE	MEM A DOS P<1>
20	==MEM A DOS N<1>	==	TRUE	MEM A DOS N<1>
20	==MEM A DOS P<2>	==	TRUE	MEM A DOS P<2>
20	==MEM A DOS N<2>	==	TRUE	MEM A DOS N<2>
20	==MEM A DOS P<3>	==	TRUE	MEM A DOS P<3>
20	==MEM A DOS N<3>	==	TRUE	MEM A DOS N<3>
20	==MEM A DOS P<4>	==	TRUE	MEM A DOS P<4>
20	==MEM A DOS N<4>	==	TRUE	MEM A DOS N<4>
20	==MEM A DOS P<5>	==	TRUE	MEM A DOS P<5>
20	==MEM A DOS N<5>	==	TRUE	MEM A DOS N<5>
20	==MEM A DOS P<6>	==	TRUE	MEM A DOS P<6>
20	==MEM A DOS N<6>	==	TRUE	MEM A DOS N<6>
20	==MEM A DOS P<7>	==	TRUE	MEM A DOS P<7>
20	==MEM A DOS N<7>	==	TRUE	MEM A DOS N<7>

22	==MEM B DOS P<0>	==	TRUE	MEM B DOS P<0>
22	==MEM B DOS N<0>	==	TRUE	MEM B DOS N<0>
22	==MEM B DOS P<1>	==	TRUE	MEM B DOS P<1>
22	==MEM B DOS N<1>	==	TRUE	MEM B DOS N<1>
22	==MEM B DOS P<2>	==	TRUE	MEM B DOS P<2>
22	==MEM B DOS N<2>	==	TRUE	MEM B DOS N<2>
22	==MEM B DOS P<3>	==	TRUE	MEM B DOS P<3>
22	==MEM B DOS N<3>	==	TRUE	MEM B DOS N<3>
22	==MEM B DOS P<4>	==	TRUE	MEM B DOS P<4>
22	==MEM B DOS N<4>	==	TRUE	MEM B DOS N<4>
22	==MEM B DOS P<5>	==	TRUE	MEM B DOS P<5>
22	==MEM B DOS N<5>	==	TRUE	MEM B DOS N<5>
22	==MEM B DOS P<6>	==	TRUE	MEM B DOS P<6>
22	==MEM B DOS N<6>	==	TRUE	MEM B DOS N<6>
22	==MEM B DOS P<7>	==	TRUE	MEM B DOS P<7>
22	==MEM B DOS N<7>	==	TRUE	MEM B DOS N<7>

Memory Bit/Byte Swizzle

76 71 7	MEM A DQ<0>	==	==MEM A DQ<7>	76 71 7	MEM B DQ<0>	==	==MEM B DQ<7>
76 71 7	MEM A DQ<1>	==	==MEM A DQ<6>	76 71 7	MEM B DQ<1>	==	==MEM B DQ<6>
76 71 7	MEM A DQ<2>	==	==MEM A DQ<5>	76 71 7	MEM B DQ<2>	==	==MEM B DQ<5>
76 71 7	MEM A DQ<3>	==	==MEM A DQ<4>	76 71 7	MEM B DQ<3>	==	==MEM B DQ<4>
76 71 7	MEM A DQ<4>	==	==MEM A DQ<3>	76 71 7	MEM B DQ<4>	==	==MEM B DQ<3>
76 71 7	MEM A DQ<5>	==	==MEM A DQ<2>	76 71 7	MEM B DQ<5>	==	==MEM B DQ<2>
76 71 7	MEM A DQ<6>	==	==MEM A DQ<1>	76 71 7	MEM B DQ<6>	==	==MEM B DQ<1>
76 71 7	MEM A DQ<7>	==	==MEM A DQ<0>	76 71 7	MEM B DQ<7>	==	==MEM B DQ<0>
76 71 7	MEM A DQ<8>	==	==MEM A DQ<7>	76 71 7	MEM B DQ<8>	==	==MEM B DQ<7>
76 71 7	MEM A DQ<9>	==	==MEM A DQ<6>	76 71 7	MEM B DQ<9>	==	==MEM B DQ<8>
76 71 7	MEM A DQ<10>	==	==MEM A DQ<5>	76 71 7	MEM B DQ<10>	==	==MEM B DQ<9>
76 71 7	MEM A DQ<11>	==	==MEM A DQ<4>	76 71 7	MEM B DQ<11>	==	==MEM B DQ<10>
76 71 7	MEM A DQ<12>	==	==MEM A DQ<3>	76 71 7	MEM B DQ<12>	==	==MEM B DQ<11>
76 71 7	MEM A DQ<13>	==	==MEM A DQ<2>	76 71 7	MEM B DQ<13>	==	==MEM B DQ<12>
76 71 7	MEM A DQ<14>	==	==MEM A DQ<1>	76 71 7	MEM B DQ<14>	==	==MEM B DQ<13>
76 71 7	MEM A DQ<15>	==	==MEM A DQ<0>	76 71 7	MEM B DQ<15>	==	==MEM B DQ<14>
76 71 7	MEM A DQ<16>	==	==MEM A DQ<21>	76 71 7	MEM B DQ<16>	==	==MEM B DQ<22>
76 71 7	MEM A DQ<17>	==	==MEM A DQ<16>	76 71 7	MEM B DQ<17>	==	==MEM B DQ<18>
76 71 7	MEM A DQ<18>	==	==MEM A DQ<23>	76 71 7	MEM B DQ<18>	==	==MEM B DQ<17>
76 71 7	MEM A DQ<19>	==	==MEM A DQ<18>	76 71 7	MEM B DQ<19>	==	==MEM B DQ<16>
76 71 7	MEM A DQ<20>	==	==MEM A DQ<19>	76 71 7	MEM B DQ<20>	==	==MEM B DQ<15>
76 71 7	MEM A DQ<21>	==	==MEM A DQ<22>	76 71 7	MEM B DQ<21>	==	==MEM B DQ<14>
76 71 7	MEM A DQ<22>	==	==MEM A DQ<17>	76 71 7	MEM B DQ<22>	==	==MEM B DQ<13>
76 71 7	MEM A DQ<23>	==	==MEM A DQ<20>	76 71 7	MEM B DQ<23>	==	==MEM B DQ<12>
76 71 7	MEM A DQ<24>	==	==MEM A DQ<27>	76 71 7	MEM B DQ<24>	==	==MEM B DQ<27>
76 71 7	MEM A DQ<25>	==	==MEM A DQ<26>	76 71 7	MEM B DQ<25>	==	==MEM B DQ<26>
76 71 7	MEM A DQ<26>	==	==MEM A DQ<25>	76 71 7	MEM B DQ<26>	==	==MEM B DQ<25>
76 71 7	MEM A DQ<27>	==	==MEM A DQ<29>	76 71 7	MEM B DQ<27>	==	==MEM B DQ<28>
76 71 7	MEM A DQ<28>	==	==MEM A DQ<30>	76 71 7	MEM B DQ<28>	==	==MEM B DQ<31>
76 71 7	MEM A DQ<29>	==	==MEM A DQ<31>	76 71 7	MEM B DQ<29>	==	==MEM B DQ<30>
76 71 7	MEM A DQ<30>	==	==MEM A DQ<24>	76 71 7	MEM B DQ<30>	==	==MEM B DQ<29>
76 71 7	MEM A DQ<31>	==	==MEM A DQ<28>	76 71 7	MEM B DQ<31>	==	==MEM B DQ<25>
76 71 7	MEM A DQ<32>	==	==MEM A DQ<38>	76 71 7	MEM B DQ<32>	==	==MEM B DQ<39>
76 71 7	MEM A DQ<33>	==	==MEM A DQ<39>	76 71 7	MEM B DQ<33>	==	==MEM B DQ<38>
76 71 7	MEM A DQ<34>	==	==MEM A DQ<37>	76 71 7	MEM B DQ<34>	==	==MEM B DQ<37>
76 71 7	MEM A DQ<35>	==	==MEM A DQ<33>	76 71 7	MEM B DQ<35>	==	==MEM B DQ<33>
76 71 7	MEM A DQ<36>	==	==MEM A DQ<35>	76 71 7	MEM B DQ<36>	==	==MEM B DQ<35>
76 71 7	MEM A DQ<37>	==	==MEM A DQ<34>	76 71 7	MEM B DQ<37>	==	==MEM B DQ<34>
76 71 7	MEM A DQ<38>	==	==MEM A DQ<32>	76 71 7	MEM B DQ<38>	==	==MEM B DQ<32>
76 71 7	MEM A DQ<39>	==	==MEM A DQ<36>	76 71 7	MEM B DQ<39>	==	==MEM B DQ<36>
76 71 7	MEM A DQ<40>	==	==MEM A DQ<42>	76 71 7	MEM B DQ<40>	==	==MEM B DQ<42>
76 71 7	MEM A DQ<41>	==	==MEM A DQ<46>	76 71 7	MEM B DQ<41>	==	==MEM B DQ<46>
76 71 7	MEM A DQ<42>	==	==MEM A DQ<40>	76 71 7	MEM B DQ<42>	==	==MEM B DQ<40>
76 71 7	MEM A DQ<43>	==	==MEM A DQ<41>	76 71 7	MEM B DQ<43>	==	==MEM B DQ<41>
76 71 7	MEM A DQ<44>	==	==MEM A DQ<47>	76 71 7	MEM B DQ<44>	==	==MEM B DQ<47>
76 71 7	MEM A DQ<45>	==	==MEM A DQ<43>	76 71 7	MEM B DQ<45>	==	==MEM B DQ<43>
76 71 7	MEM A DQ<46>	==	==MEM A DQ<44>	76 71 7	MEM B DQ<46>	==	==MEM B DQ<44>
76 71 7	MEM A DQ<47>	==	==MEM A DQ<45>	76 71 7	MEM B DQ<47>	==	==MEM B DQ<45>
76 71 7	MEM A DQ<48>	==	==MEM A DQ<61>	76 71 7	MEM B DQ<48>	==	==MEM B DQ<53>
76 71 7	MEM A DQ<49>	==	==MEM A DQ<60>	76 71 7	MEM B DQ<49>	==	==MEM B DQ<55>
76 71 7	MEM A DQ<50>	==	==MEM A DQ<58>	76 71 7	MEM B DQ<50>	==	==MEM B DQ<49>
76 71 7	MEM A DQ<51>	==	==MEM A DQ<62>	76 71 7	MEM B DQ<51>	==	==MEM B DQ<54>
76 71 7	MEM A DQ<52>	==	==MEM A DQ<63>	76 71 7	MEM B DQ<52>	==	==MEM B DQ<51>
76 71 7	MEM A DQ<53>	==	==MEM A DQ<59>	76 71 7	MEM B DQ<53>	==	==MEM B DQ<52>
76 71 7	MEM A DQ<54>	==	==MEM A DQ<57>	76 71 7	MEM B DQ<54>	==	==MEM B DQ<48>
76 71 7	MEM A DQ<55>	==	==MEM A DQ<56>	76 71 7	MEM B DQ<55>	==	==MEM B DQ<50>
76 71 7	MEM A DQ<56>	==	==MEM A DQ<48>	76 71 7	MEM B DQ<56>	==	==MEM B DQ<62>
76 71 7	MEM A DQ<57>	==	==MEM A DQ<49>	76 71 7	MEM B DQ<57>	==	==MEM B DQ<63>
76 71 7	MEM A DQ<58>	==	==MEM A DQ<55>	76 71 7	MEM B DQ<58>	==	==MEM B DQ<57>
76 71 7	MEM A DQ<59>	==	==MEM A DQ<51>	76 71 7	MEM B DQ<59>	==	==MEM B DQ<60>
76 71 7	MEM A DQ<60>	==	==MEM A DQ<53>	76 71 7	MEM B DQ<60>	==	==MEM B DQ<61>
76 71 7	MEM A DQ<61>	==	==MEM A DQ<52>	76 71 7	MEM B DQ<61>	==	==MEM B DQ<56>
76 71 7	MEM A DQ<62>	==	==MEM A DQ<54>	76 71 7	MEM B DQ<62>	==	==MEM B DQ<58>
76 71 7	MEM A DQ<63>	==	==MEM A DQ<50>	76 71 7	MEM B DQ<63>	==	==MEM B DQ<59>

SYNC MASTER=AHARTMAN\_552 SYNC DATE=10/29/2013

Apple Inc.

Memory Bit & Byte Swizzle

DRAWING NUMBER: 051-1573

REVISION: 8.0.0







BRANCH: dvt1

PAGE: 103 OF 120

SHEET: 70 OF 82

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

Functional Test Points



Functional & ICT Test

Apple Inc.

051-1573

8.0.0

dvt1

104 OF 120

71 OF 82

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

X304 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS				BOARD AREAS			BOARD UNITS (MILL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA, P65BGA, BGA_MEM			MM	16.5

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=45_OHM_SE	=45_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP,BOTTOM	Y	0.095 MM	0.095 MM			
50_OHM_SE	*	Y	0.066 MM	0.066 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP,BOTTOM	Y	0.116 MM	0.116 MM			
45_OHM_SE	*	Y	0.083 MM	0.083 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP,BOTTOM	Y	0.145 MM	0.095 MM			
40_OHM_SE	*	Y	0.102 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP,BOTTOM	Y	0.165 MM	0.095 MM			
37_OHM_SE	*	Y	0.118 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP,BOTTOM	Y	0.265 MM	0.095 MM			
27P4_OHM_SE	*	Y	0.190 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.105 MM	0.105 MM		0.120 MM	0.120 MM
72_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.105 MM		0.120 MM	0.120 MM
72_OHM_DIFF	TOP,BOTTOM	Y	0.146 MM	0.146 MM		0.120 MM	0.120 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.092 MM	0.092 MM		0.120 MM	0.120 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.092 MM	0.092 MM		0.120 MM	0.120 MM
80_OHM_DIFF	TOP,BOTTOM	Y	0.125 MM	0.125 MM		0.155 MM	0.155 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.080 MM	0.080 MM		0.120 MM	0.120 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.080 MM	0.080 MM		0.120 MM	0.120 MM
85_OHM_DIFF	TOP,BOTTOM	Y	0.105 MM	0.105 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.078 MM	0.078 MM		0.200 MM	0.200 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.078 MM	0.078 MM		0.200 MM	0.200 MM
90_OHM_DIFF	TOP,BOTTOM	Y	0.101 MM	0.101 MM		0.180 MM	0.180 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.120 MM	0.120 MM		0.125 MM	0.125 MM
70_OHM_DIFF	ISL2, ISL11	Y	0.120 MM	0.120 MM		0.125 MM	0.125 MM
70_OHM_DIFF	TOP,BOTTOM	Y	0.155 MM	0.155 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
73_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
73_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.110 MM	0.110 MM		0.120 MM	0.120 MM
73_OHM_DIFF	ISL2, ISL11	Y	0.110 MM	0.110 MM		0.120 MM	0.120 MM
73_OHM_DIFF	TOP,BOTTOM	Y	0.141 MM	0.141 MM		0.120 MM	0.120 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
P65_BGA	*	Y	0.071MM	0.071MM		0.075MM	0.126MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1T01_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	P072_SPACE
*	*	P65BGA	P075_SPACE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
P072_SPACE	*	0.071 MM	?
P075_SPACE	*	0.075 MM	?


Stackup-Defined Spacing Rules

Note: Outer dielectric is 0.058 mm nominal,  
Inner dielectric is 0.053 mm nominal.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.1 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1x_DIELECTRIC	TOP,BOTTOM	0.058 MM	?
1x_DIELECTRIC	ISL3, ISL4, ISL9, ISL10	0.053 MM	?
1x_DIELECTRIC	ISL2, ISL11, ISL12, ISL13, ISL14, ISL15, ISL16, ISL17, ISL18, ISL19, ISL20	0.101 MM	?

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	P65BGA	P65_BGA

SYNC MASTER=YHARTANTO_J44		SYNC DATE=12/14/2012	
PAGE TITLE			
<b>PCB Rule Definitions</b>			
 Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	110 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	72 OF 82
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_VCCSENSE	*	25 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_08MIL	*	0.203 MM	?
CPU_12MIL	*	0.305 MM	?
CPU_18MIL	*	0.457 MM	?
CPU_25MIL	*	0.635 MM	?

CPU Signal Properties

ELECTRICAL CONST SET	NET TYPE			
	PHYSICAL	SPACING		
XDP_TCK0	CPU_45S	CPU_18MIL	XDP CPU TCK	6 16
XDP_TCK0	CPU_45S	CPU_18MIL	PCH JTAGX	12 16
XDP_TCK1	CPU_45S	CPU_18MIL	XDP PCH TCK	12 16
XDP_TDO	CPU_45S		XDP CPU TDO	6 16
XDP_TDO	CPU_45S		XDP PCH TDO	12 16
XDP_TDI	CPU_45S		XDP CPU TDI	6 16
XDP_TDI	CPU_45S		XDP PCH TDI	12 16
XDP_TMS	CPU_45S		XDP CPU TMS	6 16
XDP_TMS	CPU_45S		XDP PCH TMS	12 16
XDP_TRST_L	CPU_45S		XDP TRST L	16
XDP_TRST_L	CPU_45S		XDP CPUPCH TRST L	16
XDP_PRDY_L	CPU_45S		XDP CPU PRDY L	6 16
XDP_PREQ_L	CPU_45S		XDP CPU PREQ L	6 16
CPU_VCCST_PWRGD	CPU_45S	CPU_08MIL	CPU VCCST_PWRGD	8 16 17
CPU_VCCST_PWRGD	CPU_45S	CPU_08MIL	XDP CPU VCCST_PWRGD	16
CPU_BPM	CPU_45S	CPU_08MIL	XDP BPM L<1..0>	6 16
CPU_BPM_TP	CPU_45S		XDP BPM L<7..2>	6 16
CPU_RCOMP_SM	CPU_27P4S	CPU_25MIL	CPU SM RCOMP<2..0>	6
CPU_RCOMP_EDP	CPU_27P4S	CPU_25MIL	MCP EDP RCOMP	6
CPU_RCOMP_OPI	CPU_27P4S	CPU_12MIL	CPU OPI RCOMP	6
CPU_PROCHOT	CPU_45S	CPU_08MIL	CPU PROCHOT L	6 38 39 55
CPU_PROCHOT	CPU_45S	CPU_08MIL	CPU PROCHOT R L	6
CPU_CATERR	CPU_45S	CPU_08MIL	CPU CATERR L	6 38
CPU_VIDALERT	CPU_45S	CPU_18MIL	CPU VIDALERT L	8 55
CPU_VIDALERT	CPU_45S	CPU_18MIL	CPU VIDALERT R L	8
CPU_VIDSCLK	CPU_45S	CPU_18MIL	CPU VIDSCLK	8 55
CPU_VIDSCLK	CPU_45S	CPU_18MIL	CPU VIDSCLK R	8
CPU_VIDSOUT	CPU_45S	CPU_18MIL	CPU VIDSOUT	8 55
CPU_VIDSOUT	CPU_45S	CPU_18MIL	CPU VIDSOUT R	8
CPU_PECI	CPU_45S	CPU_18MIL	CPU PECT	6 39
CPU_PECI	CPU_45S	CPU_18MIL	CPU PECT R	38 39
CPU_PECI	CPU_45S	CPU_18MIL	SMC PECT L	38 39
CPU_PECI	CPU_45S	CPU_18MIL	SMC PECT L R	39
CPU_CFG	CPU_45S		CPU CFG<19..11>	6 16
CPU_CFG_PD	CPU_45S		CPU CFG<10..8>	6 16
CPU_CFG	CPU_45S		CPU CFG<7..5>	6 16
CPU_CFG_PD	CPU_45S		CPU CFG<4>	6 16
CPU_CFG_3	CPU_45S		CPU CFG<3>	6 16
CPU_CFG	CPU_45S		CPU CFG<2>	6 16
CPU_CFG_PD	CPU_45S		CPU CFG<1..0>	6 16
CPU_MEM_RESET	CPU_45S	CPU_08MIL	MEM RESET L	
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE P	8 55
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE N	9 55

SYNC MASTER=YHARTANTO J44 SYNC DATE=01/13/2013

**CPU Constraints**

Apple Inc.

DRAWING NUMBER: 051-1573 SIZE: D

REVISION: 8.0.0

BRANCH: dvt1

PAGE: 111 OF 120

SHEET: 73 OF 82

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

### USB 2 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=4X_DIELECTRIC	?	USB	TOP, BOTTOM	=6X_DIELECTRIC	?
USB_RBIAS	*	=6X_DIELECTRIC	?	USB_RBIAS	TOP, BOTTOM	=10X_DIELECTRIC	?

### USB 3 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB3_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_2SAME	*	=3X_DIELECTRIC	?	USB3_2SAME	TOP, BOTTOM	=4X_DIELECTRIC	?
USB3_TXRX	*	=6X_DIELECTRIC	?	USB3_TXRX	TOP, BOTTOM	=10X_DIELECTRIC	?
USB3_2OTHER	*	=4X_DIELECTRIC	?	USB3_2OTHER	TOP, BOTTOM	=6X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB3_*	*	*	USB3_2OTHER
USB3_*	=SAME	*	USB3_2SAME
USB3_TX	*_RX	*	USB3_TXRX
USB3_RX	*_TX	*	USB3_TXRX

### System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_25M_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_25M	*	=5X_DIELECTRIC	?

### SATA Interface Constraints (Not Used)

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
SATA_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_2SAME	*	=3X_DIELECTRIC	?	SATA_2SAME	TOP, BOTTOM	=4X_DIELECTRIC	?
SATA_TXRX	*	=6X_DIELECTRIC	?	SATA_TXRX	TOP, BOTTOM	=10X_DIELECTRIC	?
SATA_2OTHER	*	=4X_DIELECTRIC	?	SATA_2OTHER	TOP, BOTTOM	=6X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SATA_*	*	*	SATA_2OTHER
SATA_*	=SAME	*	SATA_2SAME
SATA_TX	*_RX	*	SATA_TXRX
SATA_RX	*_TX	*	SATA_TXRX

### USB Constraints

ELECTRICAL CONST SET	NET TYPE			
	PHYSICAL	SPACING		
USB_BT	USB_85D	USB	USB BT P	14 31
USB_BT	USB_85D	USB	USB BT N	14 31
USB_BT	USB_85D	USB	USB BT CONN P	31 66
USB_BT	USB_85D	USB	USB BT CONN N	31 66
USB_EXTA	USB_85D	USB	USB EXTA P	14 35
USB_EXTA	USB_85D	USB	USB EXTA N	14 35
	DEFAULT	DEFAULT	SMC DEBUGPRT RX L	35 38 39
	DEFAULT	DEFAULT	SMC DEBUGPRT TX L	35 38 39
USB_EXTA	USB_85D	USB	USB2_EXTA MUXED P	35
USB_EXTA	USB_85D	USB	USB2_EXTA MUXED N	35
USB_EXTA	USB_85D	USB	USB2_EXTA MUXED F P	35
USB_EXTA	USB_85D	USB	USB2_EXTA MUXED F N	35
USB_EXTA	USB_85D	USB	USB LT1 P	71
USB_EXTA	USB_85D	USB	USB LT1 N	71
USB_EXTB	USB_85D	USB	USB EXTB P	14 66
USB_EXTB	USB_85D	USB	USB EXTB N	14 66
USB_TPAD	USB_85D	USB	USB TPAD P	14 36 71
USB_TPAD	USB_85D	USB	USB TPAD N	14 36 71
USB3_EXTA_D2R	USB_85D	USB3_RX	USB3_EXTA D2R P	14 35 71
USB3_EXTA_D2R	USB_85D	USB3_RX	USB3_EXTA D2R N	14 35 71
USB3_EXTA_R2D	USB_85D	USB3_TX	USB3_EXTA R2D P	35
USB3_EXTA_R2D	USB_85D	USB3_TX	USB3_EXTA R2D N	35 71
USB3_EXTA_R2D	USB_85D	USB3_TX	USB3_EXTA R2D C P	14 35 71
USB3_EXTA_R2D	USB_85D	USB3_TX	USB3_EXTA R2D C N	14 35 71
USB3_EXTB_D2R	USB_85D	USB3_RX	USB3_EXTB D2R P	14 66 71
USB3_EXTB_D2R	USB_85D	USB3_RX	USB3_EXTB D2R N	14 66 71
USB3_EXTB_R2D	USB_85D	USB3_TX	USB3_EXTB R2D C P	14 66 71
USB3_EXTB_R2D	USB_85D	USB3_TX	USB3_EXTB R2D C N	14 66 71
USB3_SD_D2R	USB3_85D	USB3_RX	USB3RPCIE SD D2R P	14 66 71
USB3_SD_D2R	USB3_85D	USB3_RX	USB3RPCIE SD D2R N	14 66 71
USB3_SD_R2D	USB3_85D	USB3_TX	USB3RPCIE SD R2D C P	14 66
USB3_SD_R2D	USB3_85D	USB3_TX	USB3RPCIE SD R2D C N	14 66
USB_NC	USB_85D	USB	NC USB IRP	69
USB_NC	USB_85D	USB	NC USB IRN	69
USB_NC	USB_85D	USB	NC USB 5P	69
USB_NC	USB_85D	USB	NC USB 5N	69
USB_NC	USB_85D	USB	NC USB SDP	69
USB_NC	USB_85D	USB	NC USB SDN	69
USB_NC	USB_85D	USB	NC USB CAMERAP	69
USB_NC	USB_85D	USB	NC USB CAMERAN	69
PCH_USB_RBIAS	PCH_USB_RBIAS	USB_RBIAS	PCH USB RBIAS	14
	SATA_85D	SATA_RX	DUMMY SATA D2R P	
	SATA_85D	SATA_RX	DUMMY SATA D2R N	
	SATA_85D	SATA_TX	DUMMY SATA R2D P	
	SATA_85D	SATA_TX	DUMMY SATA R2D N	
SYSCLK_CLK25M	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X1	17
SYSCLK_CLK25M	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X2	17
SYSCLK_CLK25M	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X2_R	17
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M CAMERA	17 34
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKP	33 34
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALP_R	34
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALP	34
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALN	34
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKN	33 34
SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M TBT	17 25
SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M TBT R	25

Notes:  
This is here to keep the SATA rules.

SYNC MASTER=YHARTANTO\_J44 SYNC DATE=01/07/2013  
PAGE TITLE

### USB Constraints

Apple Inc. DRAWING NUMBER 051-1573 SIZE D  
REVISION 8.0.0  
BRANCH dvt1  
PAGE 112 OF 120  
SHEET 74 OF 82

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

### LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

### SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

### HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

### SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

### PCH Single Net Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
PCH_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_12MIL	*	0.305 MM	?
PCH_15MIL	*	0.381 MM	?
PCH_18MIL	*	0.457 MM	?
PCH_20MIL	*	0.508 MM	?

### PCH Net Properties

ELECTRICAL CONST SET	NET TYPE			
	PHYSICAL	SPACING		
LPC_AD	LPC_45S	LPC	LPC_AD<3..0>	14 38 71
LPC_AD	LPC_45S	LPC	LPC_FRAME L	14 38 71
LPC_CLK24M_SMC	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_SMC R	12 17
LPC_CLK24M_SMC	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_SMC	17 71
SMBUS_PCH	SMB_45S	SMB	SMBUS_PCH_CLK	14 41 71
SMBUS_PCH	SMB_45S	SMB	SMBUS_PCH_DATA	14 41 71
SML_PCH_0	SMB_45S	SMB	SML_PCH_0_CLK	14 41
SML_PCH_0	SMB_45S	SMB	SML_PCH_0_DATA	14 41
	SMB_45S	SMB	SML_PCH_1_CLK	14 41
	SMB_45S	SMB	SML_PCH_1_DATA	14 41
HDA_BIT_CLK	HDA_45S	HDA	HDA_BIT_CLK	12 49
HDA_BIT_CLK	HDA_45S	HDA	HDA_BIT_CLK R	12
HDA_SYNC	HDA_45S	HDA	HDA_SYNC	12 49
HDA_SYNC	HDA_45S	HDA	HDA_SYNC R	12
HDA_RST	HDA_45S	HDA	HDA_RST R L	12
HDA_RST	HDA_45S	HDA	HDA_RST L	12 49
HDA_SDIN	HDA_45S	HDA	HDA_SDIN0	12 49 71
HDA_SDIN	HDA_45S	HDA	CS4208_HDA_SDOUT0 R	49
HDA_SDOUT	HDA_45S	HDA	HDA_SDOUT	12 49
HDA_SDOUT	HDA_45S	HDA	HDA_SDOUT R	12 17
SPI_MLB	SPI_45S	SPI	SPI_ALT_CLK	47
SPI_MLB	SPI_45S	SPI	SPI_CLK	47
SPI_MLB	SPI_45S	SPI	SPI_CLK R	14 47
SPI_MLB	SPI_45S	SPI	SPI_MLB_CLK	47
SPI_MLB	SPI_45S	SPI	SPI_SMC_CLK	38 47
SPI_MLB	SPI_45S	SPI	SPI_ALT_CS L	47
SPI_MLB	SPI_45S	SPI	SPI_CS0 L	47
SPI_MLB	SPI_45S	SPI	SPI_CS0 R L	14 47
SPI_MLB	SPI_45S	SPI	SPI_MLB_CS L	47
SPI_MLB	SPI_45S	SPI	SPI_SMC_CS L	38 47
SPI_MLB	SPI_45S	SPI	SPI_ALT_IO1_MISO	47
SPI_MLB	SPI_45S	SPI	SPI_MISO	14 47
SPI_MLB	SPI_45S	SPI	SPI_MISO R	47
SPI_MLB	SPI_45S	SPI	SPI_MLB_IO1_MISO	47
SPI_MLB	SPI_45S	SPI	SPI_SMC_MISO	38 47
SPI_MLB	SPI_45S	SPI	SPI_ALT_IO0_MOSI	47
SPI_MLB	SPI_45S	SPI	SPI_MOSI	47
SPI_MLB	SPI_45S	SPI	SPI_MOSI R	14 47
SPI_MLB	SPI_45S	SPI	SPI_MLB_IO0_MOSI	47
SPI_MLB	SPI_45S	SPI	SPI_SMC_MOSI	38 47
SPI_MLB_IO2	SPI_45S	SPI	SPI_IO<2>	14 47
SPI_MLB_IO2	SPI_45S	SPI	SPI_IO2 R	47
SPI_MLB_IO2	SPI_45S	SPI	SPI_MLB_IO2_WP L	47
SPI_MLB_IO2	SPI_45S	SPI	SPI_ALT_IO2_WP L	47
SPI_MLB_IO3	SPI_45S	SPI	SPI_IO<3>	14 47
SPI_MLB_IO3	SPI_45S	SPI	SPI_IO3 R	47
SPI_MLB_IO3	SPI_45S	SPI	SPI_MLB_IO3_HOLD L	47
SPI_MLB_IO3	SPI_45S	SPI	SPI_ALT_IO3_HOLD L	47
SPI_TPAD	SPI_45S	SPI	TPAD_SPI_CLK	15 37
SPI_TPAD_CS	SPI_45S	SPI	TPAD_SPI_CS L	15 37
SPI_TPAD	SPI_45S	SPI	TPAD_SPI_MISO	15 37
SPI_TPAD	SPI_45S	SPI	TPAD_SPI_MOSI	15 37
PCH_RTCX	PCH_45S	PCH_15MTL	PCH_CLK32K_RTCX1	12 17
PCH_SRTCST	PCH_45S	PCH_15MTL	PCH_SRTCST L	12
PCH_RTCST	PCH_45S	PCH_15MTL	RTC_RESET L	12
PCH_THRMTRIP	PCH_45S	PCH_18MTL	PM_THRMTRIP L	15 39
PCH_THRMTRIP	PCH_45S	PCH_18MTL	PM_THRMTRIP R L	39
	PCH_45S	PCH_15MTL	PCH_INTRUDER L	12
	PCH_45S	PCH_15MTL	PCH_INTVRMEN	12
	PCH_45S	PCH_15MTL	PCH_DSWVRMEN	13
	PCH_45S	PCH_15MTL	PM_RSMRST L	13 84
	PCH_45S	PCH_15MTL	PM_SYSRST L	13 17 38 71
	PCH_45S	PCH_15MTL	XDP_DBRESET L	16 17
	PCH_45S	PCH_15MTL	PM_PCH_SYS_PWROK	13 16 17 38
	PCH_45S	PCH_15MTL	XDP_SYS_PWROK	16
	PCH_45S	PCH_15MTL	SYS_PWROK R	17
	PCH_45S	PCH_15MTL	PM_PCH_PWROK	13 17
	PCH_45S	PCH_15MTL	PM_S0_PGOOD	17
	PCH_45S	PCH_15MTL	SMC_DELAYED_PWRGD	17 26 27 38 39
	PCH_45S	PCH_15MTL	PM_DSW_PWRGD	13 38
	PCH_45S	PCH_15MTL	PM_PWRBTN L	13 16 38
	PCH_45S	PCH_15MTL	XDP_CPU_PWRBTN L	16
	PCH_45S	PCH_15MTL	PCIE_WAKE L	13 31 33
	PCH_45S	PCH_15MTL	AP_PCIE_WAKE L	13 66
	PCH_45S	PCH_15MTL	CAM_PCIE_WAKE L	13
	PCH_45S	PCH_15MTL	TBT_CIO_PLUG_EVENT L	18 25
PCH_CLK24M_XTAL	PCH_45S	PCH_20MTL	PCH_CLK24M_XTALIN	12 17
PCH_CLK24M_XTAL	PCH_45S	PCH_20MTL	PCH_CLK24M_XTALOUT	12 17
PCH_CLK24M_XTAL	PCH_45S	PCH_20MTL	PCH_CLK24M_XTALOUT R	17
PCH_RCOMP_PCIE	PCH_27P4S	PCH_12MTL	PCH_PCIE_RCOMP	14
PCH_RCOMP_OPT	PCH_27P4S	PCH_12MTL	PCH_OPT_COMP	15
PCH_RCOMP_SATA	PCH_27P4S	PCH_12MTL	PCH_SATA_RCOMP	12

SYNC MASTER=YHARTANTO_J44		SYNC DATE=01/08/2013	
PAGE TITLE			
<b>PCH Constraints</b>			
Apple Inc.	DRAWING NUMBER	051-1573	SIZE D
	REVISION	8.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	dvt1	
	PAGE	113 OF 120	
	SHEET	75 OF 82	

### Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_73D	*	=73_OHM_DIFF	=73_OHM_DIFF	0.066 MM	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF

### Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	*	=2x_DIELECTRIC	?
MEM_DQS2OWNDATA	*	=3x_DIELECTRIC	?
MEM_CMD2CMD	*	=3x_DIELECTRIC	?
MEM_CMD2CTL	*	=3x_DIELECTRIC	?
MEM_CTL2CTL	*	=3x_DIELECTRIC	?
MEM_CLK2CLK	*	=6x_DIELECTRIC	?
MEM_DATA2OTHERMEM	*	=8x_DIELECTRIC	?
MEM_2OTHERMEM	*	=4x_DIELECTRIC	?
MEM_2PWR	*	=2x_DIELECTRIC	?
MEM_2GND	*	=2x_DIELECTRIC	?
MEM_2OTHER	*	=6x_DIELECTRIC	?
MEM_CMD2CMD_BM	*	=3x_DIELECTRIC	?
MEM_CMD2CTL_BM	*	=3x_DIELECTRIC	?
MEM_CTL2CTL_BM	*	=3x_DIELECTRIC	?
MEM_12MIL	*	0.305 MM	?

### Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DQBYTE_*	*	*	MEM_2OTHER
MEM_*_DQS_*	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_CTL	*	*	MEM_2OTHER
MEM_CLK	*	*	MEM_2OTHER
MEM_*	MEM_*	*	MEM_2OTHERMEM

### Memory Net Properties

ELECTRICAL CONST SET	NET TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
MEM_A_CLK0	MEM_70D	MEM_CLK	MEM A CLK P<0>	7 20 24
MEM_A_CLK0	MEM_70D	MEM_CLK	MEM A CLK N<0>	7 20 24
MEM_A_CLK1	MEM_70D	MEM_CLK	MEM A CLK P<1>	7 21 24
MEM_A_CLK1	MEM_70D	MEM_CLK	MEM A CLK N<1>	7 21 24
MEM_A_CTL	MEM_40S	MEM_CTL	MEM A CS L<1..0>	7 20 21 24
MEM_A_CTL	MEM_40S	MEM_CTL	MEM A ODT<0>	20 21 24 70
MEM_A_CKE0	MEM_40S	MEM_CMD	MEM A CKE<1..0>	7 20 24
MEM_A_CKE1	MEM_40S	MEM_CMD	MEM A CKE<3..2>	7 21 24
MEM_A_CMD0	MEM_40S	MEM_CMD	MEM A CAA<9..0>	20 24 70
MEM_A_CMD1	MEM_40S	MEM_CMD	MEM A CAB<9..0>	21 24 70
MEM_A_DQBYTE0	MEM_40S	MEM_A_DQBYTE_0	MEM A DQ<7..0>	7 70 71
MEM_A_DQBYTE1	MEM_40S	MEM_A_DQBYTE_1	MEM A DQ<15..8>	7 70 71
MEM_A_DQBYTE2	MEM_40S	MEM_A_DQBYTE_2	MEM A DQ<23..16>	7 70 71
MEM_A_DQBYTE3	MEM_40S	MEM_A_DQBYTE_3	MEM A DQ<31..24>	7 70 71
MEM_A_DQBYTE4	MEM_40S	MEM_A_DQBYTE_4	MEM A DQ<39..32>	7 70 71
MEM_A_DQBYTE5	MEM_40S	MEM_A_DQBYTE_5	MEM A DQ<47..40>	7 70 71
MEM_A_DQBYTE6	MEM_40S	MEM_A_DQBYTE_6	MEM A DQ<55..48>	7 70 71
MEM_A_DQBYTE7	MEM_40S	MEM_A_DQBYTE_7	MEM A DQ<63..56>	7 70 71
MEM_A_DQS0	MEM_70D	MEM_A_DQS_0	MEM A DQS P<0>	7 70
MEM_A_DQS0	MEM_70D	MEM_A_DQS_0	MEM A DQS N<0>	7 70
MEM_A_DQS1	MEM_70D	MEM_A_DQS_1	MEM A DQS P<1>	7 70
MEM_A_DQS1	MEM_70D	MEM_A_DQS_1	MEM A DQS N<1>	7 70
MEM_A_DQS2	MEM_70D	MEM_A_DQS_2	MEM A DQS P<2>	7 70
MEM_A_DQS2	MEM_70D	MEM_A_DQS_2	MEM A DQS N<2>	7 70
MEM_A_DQS3	MEM_70D	MEM_A_DQS_3	MEM A DQS P<3>	7 70
MEM_A_DQS3	MEM_70D	MEM_A_DQS_3	MEM A DQS N<3>	7 70
MEM_A_DQS4	MEM_70D	MEM_A_DQS_4	MEM A DQS P<4>	7 70
MEM_A_DQS4	MEM_70D	MEM_A_DQS_4	MEM A DQS N<4>	7 70
MEM_A_DQS5	MEM_70D	MEM_A_DQS_5	MEM A DQS P<5>	7 70
MEM_A_DQS5	MEM_70D	MEM_A_DQS_5	MEM A DQS N<5>	7 70
MEM_A_DQS6	MEM_70D	MEM_A_DQS_6	MEM A DQS P<6>	7 70
MEM_A_DQS6	MEM_70D	MEM_A_DQS_6	MEM A DQS N<6>	7 70
MEM_A_DQS7	MEM_70D	MEM_A_DQS_7	MEM A DQS P<7>	7 70
MEM_A_DQS7	MEM_70D	MEM_A_DQS_7	MEM A DQS N<7>	7 70

### Broadwell ULT Memory Down LPDDR3 1x4 Length Matching

LPDDR3 Signal Group	Unit	Min Length	Max Length
CTL/CKEmax - CTL/CKEmin	mils	0	50
CTL/CKE to CLK	mils	CLK - 100	0
(CMDmax - CMDmin)	mils	0	50
CMD to CLK	mils	CLK - 250	CLK + 250
DQmax - DQmin per byte	mils	0	125
DQmax to DQs per byte	mils	DQS - 200	DQS + 50
DQS to DQS#	mils	-2.5	2.5
DQS to CLK (Rule 1)	mils	CLK - 750	CLK + 1250
CLK to CLK#	mils	-2.5	2.5

### Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_70D	BGA_MEM	MEM_73D
MEM_40S	BGA_MEM	MEM_50S

### Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

SYNC MASTER=VHARTANTO J44 SYNC DATE=01/02/2015  
PAGE TITLE

## Memory Constraints

Apple Inc.

DRAWING NUMBER: 051-1573  
REVISION: 8.0.0

BRANCH: dvt1

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 114 OF 120  
SHEET: 76 OF 82

## Thunderbolt, DP, HDMI Constraints

### Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

### Thunderbolt & DisplayPort Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP_2SAME	*	=3x_DIELECTRIC	?
TBTDP_TXRX	*	=6x_DIELECTRIC	?
TBTDP_2OTHER	*	=4x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP_2SAME	TOP,BOTTOM	=4x_DIELECTRIC	?
TBTDP_TXRX	TOP,BOTTOM	=10x_DIELECTRIC	?
TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
TBTDP_*	*	*	TBTDP_2OTHER
TBTDP_*	=SAME	*	TBTDP_2SAME
TBTDP_TX	*_RX	*	TBTDP_TXRX
TBTDP_RX	*_TX	*	TBTDP_TXRX

### DisplayPort & HDMI Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
HDMI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2SAME	*	=3x_DIELECTRIC	?
DP_2OTHER	*	=4x_DIELECTRIC	?
HDMICLK_2OTHER	*	=7x_DIELECTRIC	?
HDMICLK_2DPHDMI	*	=4x_DIELECTRIC	?
HDMIDATA_2SAME	*	=3x_DIELECTRIC	?
HDMIDATA_2OTHER	*	=4x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2SAME	TOP,BOTTOM	=4x_DIELECTRIC	?
DP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
HDMICLK_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?
HDMICLK_2DPHDMI	TOP,BOTTOM	=6x_DIELECTRIC	?
HDMIDATA_2SAME	TOP,BOTTOM	=4x_DIELECTRIC	?
HDMIDATA_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
HDMI_DATA	*	*	HDMIDATA_2OTHER
HDMI_DATA	=SAME	*	HDMIDATA_2SAME
HDMI_DATA	TBTDP_TX	*	HDMIDATA_2SAME
HDMI_DATA	TBTDP_RX	*	TBTDP_TXRX
HDMI_CLK	*	*	HDMICLK_2OTHER
HDMI_CLK	HDMI_DATA	*	HDMICLK_2DPHDMI
HDMI_CLK	DISPLAYPORT	*	HDMICLK_2DPHDMI
HDMI_CLK	TBTDP_TX	*	HDMICLK_2DPHDMI

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DISPLAYPORT	*	*	DP_2OTHER
DISPLAYPORT	=SAME	*	DP_2SAME
DISPLAYPORT	HDMI_DATA	*	DP_2SAME
DISPLAYPORT	TBTDP_TX	*	DP_2SAME
DISPLAYPORT	TBTDP_RX	*	TBTDP_TXRX

DisplayPort/TMDS intra-pair matching should be 0.127mm. Inter-pair matching should be within 2.54cm. Max Length 241.3mm.  
 DisplayPort AUX CH intra-pair matching should be 0.127mm. Max length 330.2mm.  
 SOURCE: Calpella SFF DG Rev 1.5 (407364) and Family GPU DG-04202-001-v04.  
 MAX LENGTH OF DISPLAYPORT/TMDS TRACES: 13 INCHES.

ELECTRICAL CONST SET	PHYSICAL	SPACING	NET TYPE
	DP_85D	DISPLAYPORT	DP TBTSRC ML C P<3..0>
	DP_85D	DISPLAYPORT	DP TBTSRC ML C N<3..0>
	DP_85D	DISPLAYPORT	DP TBTSRC AUXCH C P
	DP_85D	DISPLAYPORT	DP TBTSRC AUXCH C N
	TBT_SPI_45S	TBT_SPI	TBT SPI CLK
	TBT_SPI_45S	TBT_SPI	TBT SPI MOSI
	TBT_SPI_45S	TBT_SPI	TBT SPI MISO
	TBT_SPI_45S	TBT_SPI	TBT SPI CS L
	DP_85D	DISPLAYPORT	DP HDMI TBT ML P<3..0>
	DP_85D	DISPLAYPORT	DP HDMI TBT ML N<3..0>
	DP_85D	DISPLAYPORT	DP HDMI TBT AUX P
	DP_85D	DISPLAYPORT	DP HDMI TBT AUX N
	HDMI_85D	HDMI_CLK	HDMI IG CLK C P
	HDMI_85D	HDMI_CLK	HDMI IG CLK C N
	HDMI_85D	HDMI_DATA	HDMI IG DATA C P<2..0>
	HDMI_85D	HDMI_DATA	HDMI IG DATA C N<2..0>

Only used on hosts supporting Thunderbolt video-in

## Thunderbolt, DP, HDMI Net Properties

ELECTRICAL CONST SET	PHYSICAL	SPACING	NET TYPE
	TBTDP_85D	TBTDP_TX	TBT A R2D C P<1..0>
	TBTDP_85D	TBTDP_TX	TBT A R2D C N<1..0>
	TBTDP_85D	TBTDP_TX	TBT A R2D P<1..0>
	TBTDP_85D	TBTDP_TX	TBT A R2D N<1..0>
	DP_85D	DISPLAYPORT	DP TBTPA ML C P<1>
	DP_85D	DISPLAYPORT	DP TBTPA ML C N<1>
	DP_85D	DISPLAYPORT	DP TBTPA ML P<1>
	DP_85D	DISPLAYPORT	DP TBTPA ML N<1>
	DP_85D	DISPLAYPORT	DP A LSX ML P<1>
	DP_85D	DISPLAYPORT	DP A LSX ML N<1>
	DP_85D	DISPLAYPORT	DP TBTPA ML C P<3>
	DP_85D	DISPLAYPORT	DP TBTPA ML C N<3>
	DP_85D	DISPLAYPORT	DP TBTPA ML P<3>
	DP_85D	DISPLAYPORT	DP TBTPA ML N<3>
	TBTDP_85D	TBTDP_RX	TBT A D2R C P<0>
	TBTDP_85D	TBTDP_RX	TBT A D2R C N<0>
	TBTDP_85D	TBTDP_RX	TBT A D2R P<0>
	TBTDP_85D	TBTDP_RX	TBT A D2R N<0>
	TBTDP_85D	TBTDP_RX	TBT A D2R C P<1>
	TBTDP_85D	TBTDP_RX	TBT A D2R C N<1>
	TBTDP_85D	TBTDP_RX	TBT A D2R P<1>
	TBTDP_85D	TBTDP_RX	TBT A D2R N<1>
	TBTDP_85D	TBTDP_RX	TBT A D2R1 AUXDDC P
	TBTDP_85D	TBTDP_RX	TBT A D2R1 AUXDDC N
	DP_85D	DISPLAYPORT	DP TBTPA AUXCH C P
	DP_85D	DISPLAYPORT	DP TBTPA AUXCH C N
	DP_85D	DISPLAYPORT	DP TBTPA AUXCH P
	DP_85D	DISPLAYPORT	DP TBTPA AUXCH N
	TBTDP_85D	TBTDP_TX	TBT B R2D C P<1..0>
	TBTDP_85D	TBTDP_TX	TBT B R2D C N<1..0>
	TBTDP_85D	TBTDP_TX	TBT B R2D P<1..0>
	TBTDP_85D	TBTDP_TX	TBT B R2D N<1..0>
	DP_85D	DISPLAYPORT	DP TBTPB ML C P<1>
	DP_85D	DISPLAYPORT	DP TBTPB ML C N<1>
	DP_85D	DISPLAYPORT	DP TBTPB ML P<1>
	DP_85D	DISPLAYPORT	DP TBTPB ML N<1>
	DP_85D	DISPLAYPORT	DP B LSX ML P<1>
	DP_85D	DISPLAYPORT	DP B LSX ML N<1>
	DP_85D	DISPLAYPORT	DP TBTPB ML C P<3>
	DP_85D	DISPLAYPORT	DP TBTPB ML C N<3>
	DP_85D	DISPLAYPORT	DP TBTPB ML P<3>
	DP_85D	DISPLAYPORT	DP TBTPB ML N<3>
	TBTDP_85D	TBTDP_RX	TBT B D2R C P<0>
	TBTDP_85D	TBTDP_RX	TBT B D2R C N<0>
	TBTDP_85D	TBTDP_RX	TBT B D2R P<0>
	TBTDP_85D	TBTDP_RX	TBT B D2R N<0>
	TBTDP_85D	TBTDP_RX	TBT B D2R C P<1>
	TBTDP_85D	TBTDP_RX	TBT B D2R C N<1>
	TBTDP_85D	TBTDP_RX	TBT B D2R P<1>
	TBTDP_85D	TBTDP_RX	TBT B D2R N<1>
	TBTDP_85D	TBTDP_RX	TBT B D2R1 AUXDDC P
	TBTDP_85D	TBTDP_RX	TBT B D2R1 AUXDDC N
	DP_85D	DISPLAYPORT	DP TBTPB AUXCH C P
	DP_85D	DISPLAYPORT	DP TBTPB AUXCH C N
	DP_85D	DISPLAYPORT	DP TBTPB AUXCH P
	DP_85D	DISPLAYPORT	DP TBTPB AUXCH N
	DP_85D	DISPLAYPORT	DP TBTSNK0 ML C P<3..0>
	DP_85D	DISPLAYPORT	DP TBTSNK0 ML C N<3..0>
	DP_85D	DISPLAYPORT	DP TBTSNK0 ML P<3..0>
	DP_85D	DISPLAYPORT	DP TBTSNK0 ML N<3..0>
	DP_85D	DISPLAYPORT	DP TBTSNK0 AUXCH C P
	DP_85D	DISPLAYPORT	DP TBTSNK0 AUXCH C N
	DP_85D	DISPLAYPORT	DP TBTSNK0 AUXCH P
	DP_85D	DISPLAYPORT	DP TBTSNK0 AUXCH N
	DP_85D	DISPLAYPORT	DP TBTSNK1 ML C P<3..0>
	DP_85D	DISPLAYPORT	DP TBTSNK1 ML C N<3..0>
	DP_85D	DISPLAYPORT	DP TBTSNK1 ML P<3..0>
	DP_85D	DISPLAYPORT	DP TBTSNK1 ML N<3..0>
	DP_85D	DISPLAYPORT	DP TBTSNK1 AUXCH C P
	DP_85D	DISPLAYPORT	DP TBTSNK1 AUXCH C N
	DP_85D	DISPLAYPORT	DP TBTSNK1 AUXCH P
	DP_85D	DISPLAYPORT	DP TBTSNK1 AUXCH N
	DP_85D	DISPLAYPORT	DP INT ML F P<3..0>
	DP_85D	DISPLAYPORT	DP INT ML F N<3..0>
	DP_85D	DISPLAYPORT	DP INT ML C P<3..0>
	DP_85D	DISPLAYPORT	DP INT ML C N<3..0>
	DP_85D	DISPLAYPORT	DP INT ML P<3..0>
	DP_85D	DISPLAYPORT	DP INT ML N<3..0>
	DP_85D	DISPLAYPORT	DP INT AUXCH C P
	DP_85D	DISPLAYPORT	DP INT AUXCH C N
	DP_85D	DISPLAYPORT	DP INT AUXCH P
	DP_85D	DISPLAYPORT	DP INT AUXCH N

Notes:  
 AUX and DDC was removed from DISPLAYPORT or TBTDP\_RX/TX because it's not high speed, and to save routing space.

Only used on dual-port hosts.

SYNC MASTER=GR00 J52		SYNC DATE=12/06/201	
DRAWING NUMBER		PAGE 11/16	
051-1573		D	
REVISION		BRANCH	
8.0.0		dvt1	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		115 OF 120	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT		77 OF 82	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

### MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MIPI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MIPI_2OTHER	*	=4X_DIELECTRIC	?	MIPI_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
MIPI_2CLK	*	=6X_DIELECTRIC	?	MIPI_2CLK	TOP,BOTTOM	=8X_DIELECTRIC	?
MIPICLK_2OTHER	*	=7X_DIELECTRIC	?	MIPICLK_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_2OTHER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICLK_2OTHER

### Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

### Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
S2_DATA2SELF	*	=2x_DIELECTRIC	?	S2_DATA2SELF	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_DQS2OWNDATA	*	=2x_DIELECTRIC	?	S2_DQS2OWNDATA	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CMD	*	=2x_DIELECTRIC	?	S2_CMD2CMD	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CTRL	*	=2x_DIELECTRIC	?	S2_CMD2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CTRL2CTRL	*	=2x_DIELECTRIC	?	S2_CTRL2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_2OTHERMEM	*	=4x_DIELECTRIC	?	S2_2OTHERMEM	TOP,BOTTOM	=6x_DIELECTRIC	?
S2MEM_2PWR	*	=2x_DIELECTRIC	?	S2MEM_2PWR	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2GND	*	=2x_DIELECTRIC	?	S2MEM_2GND	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2OTHER	*	=6x_DIELECTRIC	?	S2MEM_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

### Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_2OTHER
S2_MEM_DQS*	*	*	S2MEM_2OTHER
S2_MEM_CMD	*	*	S2MEM_2OTHER
S2_MEM_CTRL	*	*	S2MEM_2OTHER
S2_MEM_CLK	*	*	S2MEM_2OTHER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DQS1	S2_MEM_DATA1	*	S2_DQS2OWNDATA
S2_MEM_DQS0	S2_MEM_DATA0	*	S2_DQS2OWNDATA

### Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

### Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

### Camera Net Properties

ELECTRICAL CONST SET	NET TYPE		
	PHYSICAL	SPACING	
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM CAM CLK P
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM CAM CLK N
S2_MEM_CKE	S2_MEM_45S	S2_MEM_CTRL	MEM CAM CKE
S2_MEM_CS	S2_MEM_45S	S2_MEM_CTRL	MEM CAM CS L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM CAM ODT
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM CAM CAS L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM CAM RAS L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM WE L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM BA<0>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM BA<1>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM BA<2>
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM CAM DQS P<0>
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM CAM DQS N<0>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM CAM DQS P<1>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM CAM DQS N<1>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM CAM DM<0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM CAM DM<1>
S2_MEM_A	S2_MEM_45S	S2_MEM_CMD	MEM CAM A<14..0>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM CAM DO<7..0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM CAM DO<15..8>
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA N
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA CONN P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA CONN N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK CONN P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK CONN N
		S2_MEM_PWR	PP1V35 CAM
		S2_MEM_PWR	PP0V675 CAM VREF
		S2_MEM_PWR	PP0V675 MEM CAM VREFCA
		S2_MEM_PWR	PP0V675 MEM CAM VREFDO

SYNC MASTER=YHARTANTO J44		SYNC DATE=01/09/2013	
<b>Camera Constraints</b>			
Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt1
		PAGE	116 OF 120
		SHEET	78 OF 82

8

7

6

5

4

3

2

1

### SMC SMBus & Charger Net Properties

ELECTRICAL CONST SET	NET TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_2	SMB_45S	SMB	SMBUS_SMC_2_S3_SCL	38 43 71
SMBUS_SMC_2	SMB_45S	SMB	SMBUS_SMC_2_S3_SDA	38 43 71
SMBUS_SMC_1	SMB_45S	SMB	SMBUS_SMC_1_S0_SCL	38 43 71
SMBUS_SMC_1	SMB_45S	SMB	SMBUS_SMC_1_S0_SDA	38 43 71
SMBUS_SMC_0	SMB_45S	SMB	SMBUS_SMC_0_S0_SCL	38 43
SMBUS_SMC_0	SMB_45S	SMB	SMBUS_SMC_0_S0_SDA	38 43
SMBUS_SMC_5	SMB_45S	SMB	SMBUS_SMC_5_G3_SCL	38 43 71
SMBUS_SMC_5	SMB_45S	SMB	SMBUS_SMC_5_G3_SDA	38 43 71
SMBUS_SMC_3	SMB_45S	SMB	SMBUS_SMC_3_SCL	38 43
SMBUS_SMC_3	SMB_45S	SMB	SMBUS_SMC_3_SDA	38 43

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

D

D

C

C

B

B

A

A

8

7

6


5

4

3

2

1

SYNC MASTER=YHARTANTO_J44		SYNC DATE=01/02/2013	
<b>SMC Constraints</b>			
 Apple Inc.	DRAWING NUMBER	051-1573	SIZE D
	REVISION	8.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	dvt1	
	PAGE	117 OF 120	
	SHEET	79 OF 82	

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_45S	*	=1TO1 DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	0.1 MM	0.1 MM
THERM_45S	*	=1TO1 DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	0.1 MM	0.1 MM
DIG_AUDIO	*	=1TO1 DIFFPAIR	=1TO1_DIFFPAIR	=1TO1_DIFFPAIR	=1TO1_DIFFPAIR	0.1 MM	0.1 MM
ANL_AUDIO	*	=1TO1 DIFFPAIR	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM
ANL_AUDIO_WIDE	*	=1TO1 DIFFPAIR	0.3 MM	0.3 MM	10 MM	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2X_DIELECTRIC	?
THERM	*	=2X_DIELECTRIC	?
AUDIO	*	=2X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S	OVERWRITE	OVERWRITE	OVERWRITE	0.070 MM	100 MIL	OVERWRITE	OVERWRITE
MEM_40S	OVERWRITE	OVERWRITE	OVERWRITE	0.090 MM	100 MIL	OVERWRITE	OVERWRITE
MEM_72D	OVERWRITE	OVERWRITE	OVERWRITE	0.090 MM	100 MIL	OVERWRITE	OVERWRITE
MEM_85D	OVERWRITE	OVERWRITE	OVERWRITE	0.090 MM	100 MIL	OVERWRITE	OVERWRITE
PCIE_85D	OVERWRITE	OVERWRITE	OVERWRITE	0.090 MM	10 MM	OVERWRITE	OVERWRITE
USB_85D	TOP	TOP	TOP	0.100 MM	500 MIL		
CPU_27P4S	BOTTOM	BOTTOM	BOTTOM	0.230 MM	100 MIL		
USB3_85D	TOP	TOP	TOP	0.100 MM	500 MIL		
USB3_85D	ISL10	ISL10	ISL10	0.075 MM			0.090 MM
DP_85D	ISL9	ISL9	ISL9	0.075 MM			0.090 MM
PCIE_85D	ISL10	ISL10	ISL10	0.075 MM			0.090 MM

DP, SATA, HDMI, PCIE CONSTRAINT RELAXATIONS  
Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
DP_85D	BGA	P65_BGA
PCIE_85D	BGA	P65_BGA
CLK_PCIE_85D	BGA	P65_BGA
HDMI_85D	BGA	P65_BGA

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SENSE_45S	*	SENSE_45S
THERM_45S	*	THERM_45S
DIG_AUDIO	*	DIG_AUDIO
ANL_AUDIO	*	ANL_AUDIO

X304 Specific Net Properties

ELECTRICAL CONST SET	NET TYPE		SPACING
	PHYSICAL	SPACING	
THERM_DP_TBT_D1	THERM_45S	THERM	TBTTHMSNS D1 P
THERM_DP_TBT_D1	THERM_45S	THERM	TBTTHMSNS D1 N
THERM_DP_CPU_D1	THERM_45S	THERM	CPUTHMSNS D1 P
THERM_DP_CPU_D1	THERM_45S	THERM	CPUTHMSNS D1 N
THERM_DP_CPU_D2	THERM_45S	THERM	CPUTHMSNS D2 P
THERM_DP_CPU_D2	THERM_45S	THERM	CPUTHMSNS D2 N
SENSE_DP	SENSE_45S	SENSE	ISNS CPUDDR P
SENSE_DP	SENSE_45S	SENSE	ISNS CPUDDR N
SENSE_DP_LCDBKLT	SENSE_45S	SENSE	ISNS LCDBKLT P
SENSE_DP_LCDBKLT	SENSE_45S	SENSE	ISNS LCDBKLT N
SENSE_DP_TBT	SENSE_45S	SENSE	ISNS TBT P
SENSE_DP_TBT	SENSE_45S	SENSE	ISNS TBT N
SENSE_DP	SENSE_45S	SENSE	ISNS LCDPANEL P
SENSE_DP	SENSE_45S	SENSE	ISNS LCDPANEL N
SENSE_DP	SENSE_45S	SENSE	ISNS HS COMPUTING P
SENSE_DP	SENSE_45S	SENSE	ISNS HS COMPUTING N
SENSE_DP	SENSE_45S	SENSE	ISNS HS OTHER5V P
SENSE_DP	SENSE_45S	SENSE	ISNS HS OTHER5V N
SENSE_DP	SENSE_45S	SENSE	ISNS HS OTHER3V3 P
SENSE_DP	SENSE_45S	SENSE	ISNS HS OTHER3V3 N
SENSE_DP_CPUVR	SENSE_45S	SENSE	CPUVR ISNS P
SENSE_DP_CPUVR	SENSE_45S	SENSE	CPUVR ISNS N
SENSE_DP_CPUVR	SENSE_45S	SENSE	CPUVR ISNS R P
SENSE_DP_CPUVR	SENSE_45S	SENSE	CPUVR ISNS R N
SENSE_DP	SENSE_45S	SENSE	ISNS 1V05_S0 P
SENSE_DP	SENSE_45S	SENSE	ISNS 1V05_S0 N
SENSE_DP	SENSE_45S	SENSE	ISNS SSD P
SENSE_DP	SENSE_45S	SENSE	ISNS SSD N
SENSE_DP	SENSE_45S	SENSE	ISNS TPAD P
SENSE_DP	SENSE_45S	SENSE	ISNS TPAD N
SENSE_DP	SENSE_45S	SENSE	ISNS 1V8_S3 P
SENSE_DP	SENSE_45S	SENSE	ISNS 1V8_S3 N
SENSE_DP	SENSE_45S	SENSE	ISNS PP3V3S0_P
SENSE_DP	SENSE_45S	SENSE	ISNS PP3V3S0_N
SENSE_DP	SENSE_45S	SENSE	ISNS PP5V50_P
SENSE_DP	SENSE_45S	SENSE	ISNS PP5V50_N
SENSE_DP_CPUHIGN	SENSE_45S	SENSE	ISNS CPUHIGN P
SENSE_DP_CPUHIGN	SENSE_45S	SENSE	ISNS CPUHIGN N
SENSE_DP_CPUHIGN	SENSE_45S	SENSE	ISNS CPUHIGN R P
SENSE_DP_CPUHIGN	SENSE_45S	SENSE	ISNS CPUHIGN R N
SENSE_DP_CHGR_CSI	SENSE_45S	SENSE	CHGR CSI P
SENSE_DP_CHGR_CSI	SENSE_45S	SENSE	CHGR CSI N
SENSE_DP_CHGR_CSI	SENSE_45S	SENSE	CHGR CSI R P
SENSE_DP_CHGR_CSI	SENSE_45S	SENSE	CHGR CSI R N
SENSE_DP_CHGR_CSO	SENSE_45S	SENSE	CHGR CSO P
SENSE_DP_CHGR_CSO	SENSE_45S	SENSE	CHGR CSO N
SENSE_DP_CHGR_CSO	SENSE_45S	SENSE	CHGR CSO R P
SENSE_DP_CHGR_CSO	SENSE_45S	SENSE	CHGR CSO R N
DP_NO_TOPOLOGY	SENSE_45S	SENSE	CPUVR ISNS1 P
DP_NO_TOPOLOGY	SENSE_45S	SENSE	CPUVR ISNS1 N
DP_NO_TOPOLOGY	SENSE_45S	SENSE	CPUVR ISNS2 P
DP_NO_TOPOLOGY	SENSE_45S	SENSE	CPUVR ISNS2 N

The signals below have no topologies assigned.

X304 Specific Net Properties

ELECTRICAL CONST SET	NET TYPE		SPACING
	PHYSICAL	SPACING	
AUDIO_DP_AMPWT	ANL_AUDIO	AUDIO	AUD LO2 L P
AUDIO_DP_AMPWT	ANL_AUDIO	AUDIO	AUD LO2 L N
AUDIO_DP_AMPWT	ANL_AUDIO	AUDIO	AUD SPKRAMP LIN P
AUDIO_DP_AMPWT	ANL_AUDIO	AUDIO	AUD SPKRAMP LIN N
AUDIO_DP_AMPWT	ANL_AUDIO	AUDIO	SPKRAMP LIN P
AUDIO_DP_AMPWT	ANL_AUDIO	AUDIO	SPKRAMP LIN N
AUDIO_DP_AMPWT	ANL_AUDIO	AUDIO	AUD LO2 R P
AUDIO_DP_AMPWT	ANL_AUDIO	AUDIO	AUD LO2 R N
AUDIO_DP_AMPWT	ANL_AUDIO	AUDIO	AUD SPKRAMP RIN P
AUDIO_DP_AMPWT	ANL_AUDIO	AUDIO	AUD SPKRAMP RIN N
AUDIO_DP_AMPWT	ANL_AUDIO	AUDIO	SPKRAMP RIN P
AUDIO_DP_AMPWT	ANL_AUDIO	AUDIO	SPKRAMP RIN N
AUDIO_DP_AMPUR	ANL_AUDIO	AUDIO	AUD LO3 L P
AUDIO_DP_AMPUR	ANL_AUDIO	AUDIO	AUD LO3 L N
AUDIO_DP_AMPUR	ANL_AUDIO	AUDIO	AUD SPKRAMP LSUBIN P
AUDIO_DP_AMPUR	ANL_AUDIO	AUDIO	AUD SPKRAMP LSUBIN N
AUDIO_DP_AMPUR	ANL_AUDIO	AUDIO	LSUBIN P
AUDIO_DP_AMPUR	ANL_AUDIO	AUDIO	LSUBIN N
AUDIO_DP_AMPUR	ANL_AUDIO	AUDIO	AUD LO3 R P
AUDIO_DP_AMPUR	ANL_AUDIO	AUDIO	AUD LO3 R N
AUDIO_DP_AMPUR	ANL_AUDIO	AUDIO	AUD SPKRAMP RSUBIN P
AUDIO_DP_AMPUR	ANL_AUDIO	AUDIO	AUD SPKRAMP RSUBIN N
AUDIO_DP_AMPUR	ANL_AUDIO	AUDIO	RSUBIN P
AUDIO_DP_AMPUR	ANL_AUDIO	AUDIO	RSUBIN N
AUDIO_DP_SPKSUB	DIG_AUDIO	AUDIO	SPKRCONN SL OUT P
AUDIO_DP_SPKSUB	DIG_AUDIO	AUDIO	SPKRCONN SL OUT N
AUDIO_DP_SPKSUB	DIG_AUDIO	AUDIO	SPKRCONN SR OUT P
AUDIO_DP_SPKSUB	DIG_AUDIO	AUDIO	SPKRCONN SR OUT N
AUDIO_DP_SPKTWT	DIG_AUDIO	AUDIO	SPKRCONN L OUT P
AUDIO_DP_SPKTWT	DIG_AUDIO	AUDIO	SPKRCONN L OUT N
AUDIO_DP_SPKTWT	DIG_AUDIO	AUDIO	SPKRCONN R OUT P
AUDIO_DP_SPKTWT	DIG_AUDIO	AUDIO	SPKRCONN R OUT N
AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	AUD CH HS GND
AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	AUD CONN HS MIC P
AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	AUD CONN SLEEVE
AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	AUD CONN SLEEVE XW
AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	AUD HP PORT REFCH
AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	AUD HS MIC P
AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	CODEC HS MIC P
AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	HS MIC P
AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	AUD CONN HS MIC N
AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	AUD CONN RING2
AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	AUD CONN RING2 XW
AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	AUD HP PORT REFUS
AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	AUD HS MIC N
AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	AUD US HS GND
AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	HS MIC N
AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	CODEC HS MIC N
SB_POWER			PP3V3_S5
SB_POWER			PP3V3_S0
	GND		GND

Project Specific Constraints

Apple Inc.

051-1573

8.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

BRANCH: dvt1

PAGE: 118 OF 120

SHEET: 80 OF 82

### PCI Express Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYERS?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_2SAME	*	=3X_DIELECTRIC	?	PCIE_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
PCIE_TXRX	*	=6X_DIELECTRIC	?	PCIE_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
PCIE_2OTHER	*	=4X_DIELECTRIC	?	PCIE_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
PCIE_2CLK	*	=7X_DIELECTRIC	?	PCIE_2CLK	TOP,BOTTOM	=10X_DIELECTRIC	?
PCIECLK_2OTHER	*	=7X_DIELECTRIC	?	PCIECLK_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_*	*	*	PCIE_2OTHER
PCIE_*	=SAME	*	PCIE_2SAME
PCIE_*	CLK_*	*	PCIE_2CLK
CLK_PCIE	*	*	PCIECLK_2OTHER
PCIE_TX	*_RX	*	PCIE_TXRX
PCIE_RX	*_TX	*	PCIE_TXRX

### PCI Express Properties

ELECTRICAL CONST SET	NET TYPE			
	PHYSICAL	SPACING		
PCIE_SSD_D2R	PCIE_85D	PCIE_BX	PCIE SSD D2R P<3..1>	12 32 71
PCIE_SSD_D2R	PCIE_85D	PCIE_BX	PCIE SSD D2R N<3..1>	12 32 71
PCIE_SSD_D2R_PP	PCIE_85D	PCIE_BX	PCIE SSD D2R P<0>	12 32 71
PCIE_SSD_D2R_PP	PCIE_85D	PCIE_BX	PCIE SSD D2R N<0>	12 32 71
PCIE_SSD_R2D	PCIE_85D	PCIE_TX	PCIE SSD R2D C P<3..0>	12 32 71
PCIE_SSD_R2D	PCIE_85D	PCIE_TX	PCIE SSD R2D C N<3..0>	12 32 71
PCIE_SSD_R2D	PCIE_85D	PCIE_TX	PCIE SSD R2D P<3..0>	32 71
PCIE_SSD_R2D	PCIE_85D	PCIE_TX	PCIE SSD R2D N<3..0>	32 71
PCIE_TBT_D2R_0	PCIE_85D	PCIE_BX	PCIE TBT D2R P<0>	14 25 71
PCIE_TBT_D2R_0	PCIE_85D	PCIE_BX	PCIE TBT D2R N<0>	14 25 71
PCIE_TBT_D2R_0	PCIE_85D	PCIE_BX	PCIE TBT D2R C P<0>	25
PCIE_TBT_D2R_0	PCIE_85D	PCIE_BX	PCIE TBT D2R C N<0>	25
PCIE_TBT_D2R	PCIE_85D	PCIE_BX	PCIE TBT D2R P<3..1>	14 25 71
PCIE_TBT_D2R	PCIE_85D	PCIE_BX	PCIE TBT D2R N<3..1>	14 25 71
PCIE_TBT_D2R	PCIE_85D	PCIE_BX	PCIE TBT D2R C P<3..1>	25 71
PCIE_TBT_D2R	PCIE_85D	PCIE_BX	PCIE TBT D2R C N<3..1>	25 71
PCIE_TBT_R2D	PCIE_85D	PCIE_TX	PCIE TBT R2D P<3..0>	25 71
PCIE_TBT_R2D	PCIE_85D	PCIE_TX	PCIE TBT R2D N<3..0>	25 71
PCIE_TBT_R2D	PCIE_85D	PCIE_TX	PCIE TBT R2D C P<3..0>	14 25 71
PCIE_TBT_R2D	PCIE_85D	PCIE_TX	PCIE TBT R2D C N<3..0>	14 25 71
PCIE_AP_R2D	PCIE_85D	PCIE_TX	PCIE AP R2D P	66 71
PCIE_AP_R2D	PCIE_85D	PCIE_TX	PCIE AP R2D N	66 71
PCIE_AP_R2D	PCIE_85D	PCIE_TX	PCIE AP R2D C P	14 66 71
PCIE_AP_R2D	PCIE_85D	PCIE_TX	PCIE AP R2D C N	14 66 71
PCIE_AP_D2R	PCIE_85D	PCIE_BX	PCIE AP D2R P	14 66 71
PCIE_AP_D2R	PCIE_85D	PCIE_BX	PCIE AP D2R N	14 66 71
PCIE_CLK100M_AP	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M AP CONN P	66
PCIE_CLK100M_AP	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M AP CONN N	66
PCIE_CLK100M_AP	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M AP P	12 66 71
PCIE_CLK100M_AP	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M AP N	12 66 71
PCIE_CLK100M_CAM	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M CAMERA P	12 34 71
PCIE_CLK100M_CAM	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M CAMERA N	12 34 71
PCIE_CLK100M_CAM	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M CAMERA C P	33 34
PCIE_CLK100M_CAM	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M CAMERA C N	33 34
PCIE_CLK100M_SSD	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M SSD P	12 32 71
PCIE_CLK100M_SSD	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M SSD N	12 32 71
PCIE_CLK100M_SSD	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M SSD RC1 P	32
PCIE_CLK100M_SSD	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M SSD RC1 N	32
PCIE_CLK100M_SSD	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M SSD RC2 P	32
PCIE_CLK100M_SSD	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M SSD RC2 N	32
PCIE_CLK100M_TBT	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M TBT P	12 25 71
PCIE_CLK100M_TBT	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M TBT N	12 25 71
PCIE_CAMERA_D2R	PCIE_85D	PCIE_BX	PCIE CAMERA D2R P	14 34 71
PCIE_CAMERA_D2R	PCIE_85D	PCIE_BX	PCIE CAMERA D2R N	14 34 71
PCIE_CAMERA_D2R	PCIE_85D	PCIE_BX	PCIE CAMERA D2R C P	33 34
PCIE_CAMERA_D2R	PCIE_85D	PCIE_BX	PCIE CAMERA D2R C N	33 34
PCIE_CAMERA_R2D	PCIE_85D	PCIE_TX	PCIE CAMERA R2D P	33 34
PCIE_CAMERA_R2D	PCIE_85D	PCIE_TX	PCIE CAMERA R2D N	33 34
PCIE_CAMERA_R2D	PCIE_85D	PCIE_TX	PCIE CAMERA R2D C P	14 34
PCIE_CAMERA_R2D	PCIE_85D	PCIE_TX	PCIE CAMERA R2D C N	14 34

SYNC MASTER=YHARTANTO J44		SYNC DATE=01/13/2013	
PAGE TITLE			
<b>PCIe Constraints</b>			
	DRAWING NUMBER		051-1573
	REVISION		8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		dvt1	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		119 OF 120	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		81 OF 82	

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6


5

4

3

2

1

SYNC MASTER=114		SYNC DATE=10/23/2012	
PAGE TITLE			
Reference			
 Apple Inc.	DRAWING NUMBER	051-1573	SIZE
	REVISION	8.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	dvt1	
	PAGE	120 OF 120	
	SHEET	82 OF 82	