

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.  
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.  
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD
<REV>	<ECN>	<ECO_DESCRIPTION>	<ECODATE>

# SCHEM, MLB, J45

DVT 8/6/2013

Page	Contents	Sync	Date	Page	Contents	Sync	Date
1	Table of Contents	MASTER		42	SMC Shared Support	CHANG J45	11/12/2012
2	BOM Configuration	J15 MLB	10/25/2012	43	SMC Project Support	CHANG J45	03/15/2013
3	BOM Configuration	J15 MLB	10/31/2012	44	SMBus Connections	CHANG J45	11/26/2012
4	PD Parts	J15 MLB	10/31/2012	45	High Side Voltage and Current Sensing	CHANG J45	12/21/2012
5	CPU DMI/PEG/FDI/RSVD	J15 REFERENCE	12/18/2012	46	Load Side Voltage and Current Sensing	CHANG J45	03/15/2013
6	CPU Clock/Misc/JTAG/CFG	J15 REFERENCE	12/18/2012	47	Debug Sensors	CHANG J45	12/21/2012
7	CPU DDR3 Interfaces	J15 REFERENCE	12/18/2012	48	Thermal Sensors	CHANG J45	11/26/2012
8	CPU Power	J15 REFERENCE	12/18/2012	49	Fan Connectors	J15 MLB	10/31/2012
9	CPU Ground	J15 REFERENCE	12/18/2012	50	SPI ROM / LPC+SPI Conn.	J15 MLB	10/31/2012
10	CPU Decoupling	J15 REFERENCE	12/18/2012	51	AUDIO:CODEC, ANALOG	JOE J45	07/30/2013
11	PCH RTC/HDA/JTAG/SATA/CLK	J15 REFERENCE	12/18/2012	52	AUDIO:CODEC, DIGITAL	JOE J45	07/30/2013
12	PCH DMI/FDI/PM/GFX/PCI	J15 REFERENCE	12/18/2012	53	AUDIO: SPEAKER AMP	JOE J45	07/30/2013
13	PCH PCI-E/USB	J15 REFERENCE	12/18/2012	54	AUDIO: JACK	JOE J45	07/30/2013
14	PCH GPIO/MISC/NCTF	J15 REFERENCE	12/18/2012	55	AUDIO: JACK TRANSLATORS	JOE J45	07/30/2013
15	PCH Power	J15 REFERENCE	12/18/2012	56	DC-In & Battery Connectors	J15 MLB	10/31/2012
16	PCH Grounds	J15 REFERENCE	12/18/2012	57	PBus Supply & Battery Charger	J15 MLB	10/31/2012
17	PCH DECOUPLING	J15 REFERENCE	12/18/2012	58	CPU VR12.5 VCC Regulator IC	J15 MLB	10/31/2012
18	CPU & PCH XDP	J15 MLB	10/31/2012	59	CPU VR12.5 VCC Power Stage	J15 MLB	10/31/2012
19	Chipset Support	J15 REFERENCE	12/18/2012	60	1.35V DDR3L SUPPLY	J15 MLB	10/31/2012
20	Project Chipset Support	J15 REFERENCE	01/14/2013	61	5V / 3.3V Power Supply	J15 MLB	10/31/2012
21	CPU Memory S3 Support	J15 REFERENCE	12/18/2012	62	1V05V POWER SUPPLY	J15 MLB	10/31/2012
22	DDR3 VREF MARGINING	J15 MLB	10/31/2012	63	LCD/KBD Backlight Driver	CLEAN MLB KEPLER	06/13/2013
23	DDR3 SDRAM Bank A (1 OF 2)	J15 MLB	10/31/2012	64	Misc Power Supplies	J15 MLB	10/31/2012
24	DDR3 SDRAM Bank A (2 OF 2)	J15 MLB	10/31/2012	65	Power FETs	J15 MLB	10/31/2012
25	DDR3 SDRAM Bank B (1 OF 2)	J15 MLB	10/31/2012	66	Power Control 1/ENABLE	CHANG J45	03/15/2013
26	DDR3 SDRAM Bank B (2 OF 2)	J15 MLB	10/31/2012	67	eDP Display Connector	J15 MLB	10/31/2012
27	DDR3 Termination	J15 MLB	10/31/2012	68	RIO Connectors	J15 MLB	10/31/2012
28	Thunderbolt Host (1 of 2)	T29 RR	01/14/2013	69	Power Aliases	J15 MLB	10/31/2012
29	Thunderbolt Host (2 of 2)	T29 RR	01/14/2013	70	Signal Aliases	J15 MLB	10/31/2012
30	Thunderbolt Mobile Support	T29 RR	01/14/2013	71	Functional Test Points	J15 MLB	10/31/2012
31	Thunderbolt Connector A	J15 REFERENCE	12/18/2012	72	NC & No Test	J15 MLB	10/31/2012
32	Thunderbolt Connector B	J15 REFERENCE	12/18/2012	73	PCB Rule Definitions	SIDLE J45	12/10/2012
33	DDC Crossbar	J15 REFERENCE	11/16/2012	74	CPU Constraints	SIDLE J45	12/10/2012
34	X29C CONNECTOR	J15 MLB	10/31/2012	75	PCH Constraints 1	SIDLE J45	12/10/2012
35	SSD Connector	CLEAN MLB KEPLER	06/08/2013	76	PCH Constraints 2	SIDLE J45	12/10/2012
36	Camera 1 of 2	CLEAN MLB KEPLER	06/13/2013	77	Memory Constraints	SIDLE J45	12/10/2012
37	Camera 2 of 2	CLEAN MLB KEPLER	06/13/2013	78	Thunderbolt Constraints	SIDLE J45	12/10/2012
38	USB 3.0 CONNECTORS	J15 MLB	10/31/2012	79	Camera Constraints	SIDLE J45	12/10/2012
39	KEYBOARD/TRACKPAD (1 OF 2)	CHANG J45	03/15/2013	80	SMC Constraints	SIDLE J45	12/10/2012
40	KEYBOARD/TRACKPAD (2 OF 2)	CHANG J45	03/15/2013	81	Project Specific Constraints	SIDLE J45	12/10/2012
41	SMC	CHANG J45	03/15/2013				

# ALIASES RESOLVED

## Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-0456	1	SCHEM MLB J45	SCH	CRITICAL	
820-3662	1	PCBF MLB J45	PCB	CRITICAL	

DRAWING  
 TITLE=MLB  
 ABBREV=ABBREV  
 LAST MODIFIED=Thu Aug 6 17:09:28 2013

DRAWING TITLE		<PART_DESCRIPTION>	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	1 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	1 OF 81
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
685-0067	COMMON PARTS,MLB,J45	J45_COMMON
985-0045	DEV BOM,MLB,J45	J45_DEVEL:ENG
639-4822	PCBA,MLB,BETTER,8G HYN,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:BETTER,RAM:HYNIX_1600_S
639-4823	PCBA,MLB,BETTER,16G HYN,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:BETTER,RAM:HYNIX_1600
639-4828	PCBA,MLB,BETTER,8G ELP,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:BETTER,RAM:ELPIDA_1600_S
639-4829	PCBA,MLB,BETTER,16G ELP,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:BETTER,RAM:ELPIDA_1600
639-4834	PCBA,MLB,BETTER,8G MIC,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:BETTER,RAM:MICRON_1600_S
639-4835	PCBA,MLB,BETTER,16G MIC,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:BETTER,RAM:MICRON_1600
639-4840	PCBA,MLB,BEST,8G HYN,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:ENG,RAM:HYNIX_1600_S
639-4841	PCBA,MLB,BEST,16G HYN,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:ENG,RAM:HYNIX_1600
639-4846	PCBA,MLB,BEST,8G ELP,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:ENG,RAM:ELPIDA_1600_S
639-4847	PCBA,MLB,BEST,16G ELP,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:ENG,RAM:ELPIDA_1600
639-4852	PCBA,MLB,BEST,8G MIC,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:ENG,RAM:MICRON_1600_S
639-4853	PCBA,MLB,BEST,16G MIC,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:ENG,RAM:MICRON_1600
639-4858	PCBA,MLB,CTO,8G HYN,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:CTO,RAM:HYNIX_1600_S
639-4859	PCBA,MLB,CTO,16G HYN,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:CTO,RAM:HYNIX_1600
639-4864	PCBA,MLB,CTO,8G ELP,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:CTO,RAM:ELPIDA_1600_S
639-4865	PCBA,MLB,CTO,16G ELP,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:CTO,RAM:ELPIDA_1600
639-4870	PCBA,MLB,CTO,8G MIC,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:CTO,RAM:MICRON_1600_S
639-4871	PCBA,MLB,CTO,16G MIC,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:CTO,RAM:MICRON_1600

J45 BOM Groups

BOM GROUP	BOM OPTIONS
J45_COMMON	ALTERNATE,COMMON,J45_COMMON1,J45_COMMON2,J45_PROGPARTS
J45_COMMON1	CPUMEM:S0,TBTHV:P15V,SKIP_5V3V3:AUDIBLE,CHGR_5V:LDO,CPUPEG:X16,S2_PWR:S0
J45_COMMON2	EDP:YES,LPCPLUS_CONN:YES,LPCPLUS_R:YES,XDP,RIO_PWR:1V5,SPI:DUAL_IO,SSD_PWR_EN:GPIO,CAM_WAKE:NO
J45_PVB	BKLT:PROD,SENSOR_NONPROD:N
J45_PROGPARTS	SMC_PROG:EVT,BOOTROM_PROG:DVT,TBTROM:PROG,TPAD_PSOC:PROG
J45_DEVEL:ENG	ALTERNATE,XDP_DEBUG,SOPGOOD_ISL,DDRVREF_DAC,SENSOR_NONPROD:Y,SENSOR_NONPROD_R,BKLT:ENG,DBGLED,CAM_XTAL:YES
J45_DEVEL:FSB	ALTERNATE,XDP_DEBUG,BKLT:PROD,SENSOR_NONPROD:N,SENSOR_NONPROD_R
XDP_DEBUG	XDP_CONN,XDP_PCH

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S4599	1	CRW SR187 PRQ C0 2 0 47W 4+3E 6M BGA	U0500	CRITICAL	CPU_CRW:BETTER
337S4600	1	CRW SR188 PRQ C0 2 3 47W 4+3E 6M BGA	U0500	CRITICAL	CPU_CRW:ENG
337S4624	1	CRW SR188 PRQ C0 2 6 47W 4+3E 6M BGA	U0500	CRITICAL	CPU_CRW:CTO
337S4542	1	IC QEMV LPT M HNS7 C2 SR199 PRQ PCBGA	U1100	CRITICAL	
338S1247	1	IC TWF FR 4C A0 PRQ C10 SR13C PCBGA288	U2800	CRITICAL	
338S1186	1	IC BCM15700A2 S2 PCIE CPGA 8X8 208FCPGA	U3900	CRITICAL	
333S0700	1	IC SDRAM 4GBIT DDR3L 1600 GEMMA 96B FBGA	U4000	CRITICAL	
333S0667	16	IC SDRAM 4GBIT DDR3L 1600 HUMA 78P FBGA		CRITICAL	HYNIX_1600_S
333S0624	16	IC SDRAM EDR3 1600 512MK8 78PFBGA C DIE SAMSUNG		CRITICAL	SAMSUNG_1600_S
333S0703	16	IC SDRAM 4GBIT DDR3L 1600 F DIE RS 78P		CRITICAL	ELPIDA_1600_S
333S0660	16	IC SDRAM 4GBIT DDR3L 1600 V80A 78P FBGA		CRITICAL	MICRON_1600_S
333S0667	32	IC SDRAM 4GBIT DDR3L 1600 HUMA 78P FBGA		CRITICAL	HYNIX_1600
333S0624	32	IC SDRAM EDR3 1600 512MK8 78PFBGA C DIE SAMSUNG		CRITICAL	SAMSUNG_1600
333S0703	32	IC SDRAM 4GBIT DDR3L 1600 F DIE RS 78P		CRITICAL	ELPIDA_1600
333S0660	32	IC SDRAM 4GBIT DDR3L 1600 V80A 78P FBGA		CRITICAL	MICRON_1600

DRAM SPD Straps

BOM GROUP	BOM OPTIONS
RAM:HYNIX_1600_S	HYNIX_1600_S, RAMCFG3:L, RAMCFG2:H, RAMCFG1:L, RAMCFG0:L
RAM:SAMSUNG_1600_S	SAMSUNG_1600_S, RAMCFG3:L, RAMCFG2:H, RAMCFG1:L, RAMCFG0:H
RAM:ELPIDA_1600_S	ELPIDA_1600_S, RAMCFG3:L, RAMCFG2:H, RAMCFG1:H, RAMCFG0:L
RAM:MICRON_1600_S	MICRON_1600_S, RAMCFG3:L, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H
RAM:HYNIX_1600	HYNIX_1600, RAMCFG3:H, RAMCFG2:L, RAMCFG1:L, RAMCFG0:L
RAM:SAMSUNG_1600	SAMSUNG_1600, RAMCFG3:H, RAMCFG2:L, RAMCFG1:L, RAMCFG0:H
RAM:ELPIDA_1600	ELPIDA_1600, RAMCFG3:H, RAMCFG2:L, RAMCFG1:H, RAMCFG0:L
RAM:MICRON_1600	MICRON_1600, RAMCFG3:H, RAMCFG2:L, RAMCFG1:H, RAMCFG0:H

COMMON/DEVEL BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
685-0067	1	J45 MLB BASE BOM	BASE	CRITICAL	BASE_BOM
985-0045	1	J45 MLB DEVEL BOM	DEVEL	CRITICAL	DEVEL_BOM

SYNC MASTER=J15 MLB SYNC DATE=10/25/2012

**BOM Configuration**

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 2 OF 118  
 SHEET: 2 OF 81

Bar Code Labels / EEEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
825-7845	1	MBP BARCODE LABEL	LABEL	CRITICAL	

Programmables - All builds

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S0915	1	IC,SERIAL SPI FLASH ROM,4MBIT,50MHZ,USON	U2890	CRITICAL	TBTROM:BLANK
341S3919	1	IC,EFROM,Falcon RIDGE(V13.9)J44/45	U2890	CRITICAL	TBTROM:PROG
337S4587	1	IC,TP PSOC, QFN,BLANK	U4801	CRITICAL	TPAD_PSOC:BLANK
341S3856	1	IC,TRKPD/KYBD,PSOC(V225)	U4801	CRITICAL	TPAD_PSOC:PROG

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1053	376S0604		ALL	Diodes alt to Fairchild
128S0311	128S0329		ALL	NEC alt to Sanyo
138S0739	138S0706		ALL	Samsung alt to Murata
197S0481	197S0480		ALL	Epson alt to NDK
197S0478	197S0479		ALL	NDK Alt to Epson
371S0713	371S0558		ALL	DSG alt to ST
152S0461	152S1645		ALL	Cytac alt to Vishay
376S1080	376S0820		ALL	Diodes alt to On Semi
155S0667	155S0583		ALL	Panasonic alt to TDK
107S0232	107S0241		ALL	Cytac alt to SPT
376S1032	376S0855		ALL	Toshiba alt to Diodes
376S1129	376S0855		ALL	NDK alt to Diodes
376S1089	376S1128		ALL	NDK alt to Diodes
138S0681	138S0638		ALL	Taiyo Yuden alt to Samsung
128S0371	128S0376		ALL	Kemet alt to Sanyo
333S0629	333S0703		ALL	Elpida F die alt
138S0803	138S0639		ALL	Samsung alt to Murata
138S0843	138S0674		ALL	Samsung alt to Murata
138S0846	138S0811		ALL	Samsung alt to Murata
127S0164	127S0162		ALL	Rohm alt to Vishay
138S0732	138S0715		ALL	Rohm alt to Vishay
128S0364	128S0264		ALL	Kemet alt to Sanyo
333S0704	333S0700		ALL	ELPIDA to HYNIX U4000
311S0649	311S0541		ALL	ON alt to Toshiba (U2030 U7001)


SMC


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S1214	1	IC,SMC-B1,40MHZ/50DMIPS,SCPL FW,157BGA	U5000	CRITICAL	SMC_PROG:BASE
341S3902	1	IC,SMC-B1,EXT,V2.12A54,EVT,J45	U5000	CRITICAL	SMC_PROG:EVT
341S3741	1	IC,SMC-A3,SCPL,EXT,VXXXX,PVT,J15	U5000	CRITICAL	SMC_PROG:PVT

EFI ROM



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S0807	1	IC SPI SRL 50MHZ FLASH 64MBIT 8SDP FUSE=1	U6100	CRITICAL	BOOTROM_BLANK:MACRONIX
335S0812	1	IC SPI SRL 50MHZ FLASH 64MBIT 8SDC8	U6100	CRITICAL	BOOTROM_BLANK:NUMONYX
341S3763	1	IC,EFI ROM(VXXXX)PROTO 0,J45	U6100	CRITICAL	BOOTROM_PROG:PROTO0
341S3780	1	IC,EFI ROM(V0035)PRE-PROTO 1,J45	U6100	CRITICAL	BOOTROM_PROG:PRE-PROTO1
341S3793	1	IC,EFI ROM(V0041)PROTO 1,J45	U6100	CRITICAL	BOOTROM_PROG:PROTO1
341S3811	1	IC,EFI ROM(V00xx)PROTO 2,J45	U6100	CRITICAL	BOOTROM_PROG:PROTO2
341S3890	1	IC,EFI ROM(V0100)PROTO3-J45 &EVT-J45	U6100	CRITICAL	BOOTROM_PROG:EVT
341S3929	1	IC,EFI ROM(Vxxxx)DVT-J45	U6100	CRITICAL	BOOTROM_PROG:DVT

www.laptop-schematics.com

SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
<b>BOM Configuration</b>			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <BRANCH>	
		PAGE 3 OF 118	
		SHEET 3 OF 81	




**J45 THERMAL MODULE STANDOFF**




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
725-1807	1	INSULATOR, REAR, MLB, J45	REAR_INSULATOR	CRITICAL	
725-1877	1	INSULATOR, CPU, J45	CPU_INSULATOR	CRITICAL	
725-1787	1	INSULATOR, PCH, J15	PCH_INSULATOR	CRITICAL	
806-6193	2	CAN COVER, mDP	CAN_COVER1, CAN_COVER2	CRITICAL	
946-3819	1	D2 MLB DYMEX ADHESIVE SEE-CURE 29993-SC	EDGE_BOND	CRITICAL	
825-7841	1	LBL, PART CONFIG, BOARDS, D2	CONFIG_LABEL	CRITICAL	
806-9391	1	SHIELD CAN, USB, J45	SH0450	CRITICAL	

**J45 POGO PINS**




**SMT GND TEST PONTS**



**J45 STAND OFF**

860-1448



SYNC MASTER=J15 MLB SYNC DATE=10/31/2012


**PD Parts**

Apple Inc.

Apple logo

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM>  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 4 OF 118  
 SHEET: 4 OF 81




Port D pins out of order to match Intel symbol.

**CPU Daisy-Chain Strategy:**  
Each corner of CPU has two testpoints. Other corner test signals connected in daisy-chain fashion. Continuity should exist between both TP's on each corner.


Test Point	Signal	Value
TP0501	CPU DC D1	D1
TP0501	CPU DC B54 C54	B54
TP0501	CPU DC D1	D1
TP0511	CPU DC D54	D54
TP0511	CPU DC B54 BE54	B54
TP0511	CPU DC BD1 BE1	BD1
TP0511	CPU DC BE2 BF2	BE2
TP0511	CPU DC BE3 BF3	BE3
TP0511	CPU DC BE52 BF52	BE52
TP0511	CPU DC BE53 BF53	BE53
TP0511	CPU DC BD54 BE54	BD54
TP0511	CPU DC BE2 BF2	BE2
TP0511	CPU DC BE3 BF3	BE3
TP0511	CPU DC BE3 BF3	BE3
TP0511	CPU DC BF4	BF4

SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
CPU DMI/PEG/FDI/RSVD			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	5 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	5 OF 81
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



CFG [7] :PEG DEFER TRAINING 1 = (DEFAULT) IMMEDIATELY AFTER XCRESETB 0 = WAIT FOR BIOS  
 CFG [6:5] :PCIE BIFURCATION 11 = 1 X16 (DEFAULT) 10 = 2 X8 01 = RSVD 00 = X8, X4, X4  
 CFG [4] :eDP ENABLE/DISABLE 1 = DISABLED 0 = ENABLED  
 CFG [3] :PCIE x4 LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED  
 CFG [2] :PCIE x16 LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED

These can be placed close to J1800 and only for debug access




BOM GROUP	BOM OPTIONS
CPUEG:X16	CPUCFG5_PD
CPUEG:X8X8	CPUCFG6_PD, CPUCFG5_PD
CPUEG:X8X4X4	

SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
<b>CPU Clock/Misc/JTAG/CFG</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	6 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	6 OF 81
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	








SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
<b>CPU Ground</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	9 OF 118
		SHEET	9 OF 81

### CPU VCORE Decoupling

Intel recommendation: 4x 470uF 4mOhm (3 CPU-side, 1 opposite), 20x 22uF 0805 (10 CPU-side, 10 opposite near edge, 4x 10uF 0603 (2 CPU-side, 2 opposite), 20x 1uF 0402 (under CPU)  
Apple Implementation: 8x 210uF(2x nostuff) 6mOhm, 44x 10uF 0402, 4x 10uF 0402, 20x 1uF 0402


PLACEMENT\_NOTE (C1000-C1019):

Place on bottom side of U0500




NO STUFF NO STUFF NO STUFF  
PLACEMENT\_NOTE (C1020-C1023):

Place near U0500 on bottom side NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF




NO STUFF NO STUFF NO STUFF  
PLACEMENT\_NOTE (C1024-C1045):

Place near inductors on bottom side.




PLACEMENT\_NOTE (C1046-C1067):

Place near inductors on bottom side.



PLACEMENT\_NOTE (C1068-C1076):

NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF




### CPU VDDQ Decoupling

Intel recommendation: 2x 330uF, 8x 10uF 0603, 10x 1uF 0402  
Apple Implementation: 2x 330uF, 8x 10uF 0603, 10x 1uF 0402


PLACEMENT\_NOTE (C1080-C1089):

Place on bottom side of U0500




PLACEMENT\_NOTE (C1090-C1097):

Place near U0500 on bottom side




PLACEMENT\_NOTE (C1098-C1099):



### CPU VCCIO Decoupling

Intel recommendation: 2x 0.01uF 0402 (1 near CPU, 1 near SVID pull-ups)  
Apple Implementation: 2x 0.01uF 0402 (second cap is on CPU VR page)



SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
CPU Decoupling			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	10 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	10 OF 81
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

NOTE: Intel decoupling recommendations from Shark Bay Mobile Platform Power Delivery Design Guide (doc #487822, Rev 0.8 dated January 2012), Section 5.

OMIT\_TABLE

75 19	SYSCLK CLK32K RTC	B5	RTCX1	U1100	SATA_RXN0	BC8	NC SATA A D2RN	72	75
		NCX	B4	LYNXPOINT MOBILE FCBGA (1 OF 11)	SATA_RXP0	BE8	NC SATA A D2RP	72	75
76 11	PCH SRTCRST L	B9	SRTCRST*		SATA_TXN0	AW8	NC SATA A R2D CN	72	75
76 11	PCH INTRUDER L	A8	INTRUDER*		SATA_TXP0	AY8	NC SATA A R2D CP	72	75
76 11	PCH INTVRMEN L	G10	INTVRMEN*		SATA_RXN1	BC10	NC SATA B D2RN	72	75
11	RTC RESET L	D9	RTCRST*		SATA_RXP1	BE10	NC SATA B D2RP	72	75
					SATA_TXN1	AV10	NC SATA B R2D CN	72	75
					SATA_TXP1	AW10	NC SATA B R2D CP	72	75
76 52	HDA BIT CLK R1110 33 1		B25	HDA_BCLK	SATA_RXN2	BB9	NC SATA ODD D2RN	72	
					SATA_RXP2	BD9	NC SATA ODD D2RP	72	
76 52	HDA SYNC R1111 33 1		A22	HDA_SYNC (IPD-boot)	SATA_TXN2	AY13	NC SATA ODD R2D CN	72	
					SATA_TXP2	AW13	NC SATA ODD R2D CP	72	
76 52	HDA RST L R1112 33 1		AL10	SPKR (IPD-PLTRST#)	SATA_RXN3	BC12	NC SATA D D2RN	72	
					SATA_RXP3	BE12	NC SATA D D2RP	72	
					SATA_TXN3	AR13	NC SATA D R2D CN	72	
					SATA_TXP3	AT13	NC SATA D R2D CP	72	
76 52	HDA SDIN0		L22	HDA_SDIO (IPD)	SATA_RXN4/PERN1	BD13	TP PCIE ENET D2RN	72	
			K22	HDA_SD11 (IPD)	SATA_RXP4/PERP1	BE13	TP PCIE ENET D2RP	72	
			G22	HDA_SD12 (IPD)	SATA_TXN4/PETN1	AV15	TP PCIE ENET R2D CN	72	
			F22	HDA_SD13 (IPD)	SATA_TXP4/PETP1	AW15	TP PCIE ENET R2D CP	72	
76 52	HDA SDOUT R1113 33 1		A24	HDA_SDO (IPD-boot)	SATA_RXN5/PERN2	BC14	NC SATA F D2RN	72	
				(IPD-DOCKEN#?)	SATA_RXP5/PERP2	BE14	NC SATA F D2RP	72	
				DOCKEN#/GPIO13	SATA_TXN5/PETN2	AV15	NC SATA F R2D CN	72	
				HDA_DOCK_RST#/GPIO13	SATA_TXP5/PETP2	AR15	NC SATA F R2D CP	72	
70 11	DP TBT SEL		B17	JTAG_TCK (IPD)	SATA_RCOMP	AY5	PCH SATA RCOMP	72	
70 11	ENET MEDIA SENSE RDIV		C22	JTAG_TMS (IPU)	SATALED*	AP3	PCH SATALED L	11	
71 18	XDP PCH TCK		AB3	JTAG_TDI (IPU)	SATA0GP/GPIO21	AT1	XDP DC0 DP AUXCH ISOL L	18	
71 18	XDP PCH TMS		AD1	JTAG_TDO	SATA1GP/GPIO19 (IPU-PLTRST#)	AU2	XDP DC1 SATARDVR EN	11 18	
71 18	XDP PCH TDI		AE2	TP25	SATA_IREF	BD4			
71 18	XDP PCH TDO		AD3	TP22		TP9	BA2 XNC		
				TP20		TP8	BB2 XNC		

SATA Port assignments:

Primary HDD/SSD (SATA only)


Secondary HDD/SSD (SATA only)

Reserved: ODD

Unused

PCIe:  
Reserved: Ethernet (if not combo w/SD Card)

PP1V5\_S0




OMIT\_TABLE


76 35	PCIE CLK100M SSD N	Y43	CLKOUT_PCIE_N0	U1100	CLKOUT_PEG_A_N	AB35	NC PCIE CLK100M ENETN	72	
76 35	PCIE CLK100M SSD P	Y45	CLKOUT_PCIE_P0	LYNXPOINT MOBILE FCBGA (2 OF 11)	CLKOUT_PEG_A_P	AB36	NC PCIE CLK100M ENETP	72	
35 11	SSD CLKREQ L	AB1	PCIECLKRQ0*/GPIO73		PEG_A_CLKRQ*/GPIO47	AF6	ENET CLKREQ L	11 70	
72	NC PCIE CLK100M ENETSDN	AA44	CLKOUT_PCIE_N1		CLKOUT_PEG_B_N	Y39	NC PCIE CLK100M PEGBN	72	
72	NC PCIE CLK100M ENETSDP	AA42	CLKOUT_PCIE_P1		CLKOUT_PEG_B_P	Y38	NC PCIE CLK100M PEGBP	72	
18 11	XDP DD2 ENETSD CLKREQ L	AF1	PCIECLKRQ1*/GPIO18		PEG_B_CLKRQ*/GPIO56	U4	PCH PEGCLKRQB L GPIO56	11	
76 34	PCIE CLK100M AP N	AB43	CLKOUT_PCIE_N2		CLKOUT_DMI_N	AF39	DMI CLK100M CPU N	6 74	
76 34	PCIE CLK100M AP P	AB45	CLKOUT_PCIE_P2		CLKOUT_DMI_P	AF40	DMI CLK100M CPU P	6 74	
18	XDP DD3 AP CLKREQ L	AF3	PCIECLKRQ2*/GPIO20/SMI*		CLKOUT_DP_N	AJ40	CPU CLK135M DPLLSS N	6 74	
76 37	PCIE CLK100M CAMERA N	AD43	CLKOUT_PCIE_N3		CLKOUT_DP_P	AJ39	CPU CLK135M DPLLSS P	6 74	
76 37	PCIE CLK100M CAMERA P	AD45	CLKOUT_PCIE_P3		CLKOUT_DPNS_N	AF35	CPU CLK135M DPLLREF N	6 74	
36 11	CAMERA CLKREQ L	T3	PCIECLKRQ3*/GPIO25		CLKOUT_DPNS_P	AF36	CPU CLK135M DPLLREF P	6 74	
72	NC PCIE CLK100M GPUN	AF43	CLKOUT_PCIE_N4		CLKIN_DMI_N	AY24	PCIE CLK100M PCH N	72	
72	NC PCIE CLK100M GPUP	AF45	CLKOUT_PCIE_P4		CLKIN_DMI_P	AW24	PCIE CLK100M PCH P	72	
28 11	TBT CLKREQ L	V3	PCIECLKRQ4*/GPIO26		CLKIN_GND_N	AR24	PCH CLKIN GNDN	201	
72	NC PCIE CLK100M PE5N	AE44	CLKOUT_PCIE_N5		CLKIN_GND_P	AT24	PCH CLKIN GNDP	201	
72	NC PCIE CLK100M PE5P	AE42	CLKOUT_PCIE_P5		CLKIN_DOT96_N	H33	PCH CLK96M DOT N	201	
11	PCH CLKRQ5 L GPIO44	AA2	PCIECLKRQ5*/GPIO44 (IPU-RSMRST#)		CLKIN_DOT96_P	G33	PCH CLK96M DOT P	201	
72	NC PCIE CLK100M SWN	AB40	CLKOUT_PCIE_N6		CLKIN_SATA_N	BE6	PCH CLK100M SATA N	201	
72	NC PCIE CLK100M SWP	AB39	CLKOUT_PCIE_P6		CLKIN_SATA_P	BC6	PCH CLK100M SATA P	201	
70 11	PEG CLKREQ L	AE4	PCIECLKRQ6*/GPIO45		REFCLK14IN	F45	PCH CLK14P3M REFCLK	201	
76 28	PCIE CLK100M TBT N	AJ44	CLKOUT_PCIE_N7		CLKIN_33MHZLOOPBACK	D17	PCH CLK33M PCIIN	19 76	
76 28	PCIE CLK100M TBT P	AJ42	CLKOUT_PCIE_P7		XTAL25_IN	AM43	SYSCLK CLK25M SB R		
11	PCH CLKRQ7 L GPIO46	Y3	PCIECLKRQ7*/GPIO46 (IPU-RSMRST#)		XTAL25_OUT	AL44			
72	NC ITPXDP CLK100MN	AH43	CLKOUT_ITPXDP_N	(IPD-PWROK)	CLKOUTFLEX0/GPIO64	C40	NC PCH GPIO64 CLKOUTFLEX0	72	
72	NC ITPXDP CLK100MP	AH45	CLKOUT_ITPXDP_P	(IPD-PWROK)	CLKOUTFLEX1/GPIO65	F38	NC PCH GPIO65 CLKOUTFLEX1	72	
				(IPD-PWROK)	CLKOUTFLEX2/GPIO66	F36	NC PCH GPIO66 CLKOUTFLEX2	72	
				(IPD-PWROK)	CLKOUTFLEX3/GPIO67	F39	NC PCH GPIO67 CLKOUTFLEX3	72	
76 19	LPC CLK33M SMC R	D44	CLKOUT_33MHZ0 (IPD-PWROK)		ICLK_IREF	AM45			
76 19	LPC CLK33M LPCPLUS R	E44	CLKOUT_33MHZ1 (IPD-PWROK)		TP19	AD39 XNC			
72	NC PCI CLK33M OUT2	B42	CLKOUT_33MHZ2 (IPD-PWROK)		TP18	AD38 XNC			
72	NC PCI CLK33M OUT3	F41	CLKOUT_33MHZ3 (IPD-PWROK)		DIFFCLK_BIASREF	AN44	PCH DIFFCLK BIASREF	11 12 13 15 17 19 52 64 66 68	
76 19	PCH CLK33M PCIOUT	A40	CLKOUT_33MHZ4 (IPD-PWROK)						

NOTE: ENET pair only used if SD Card Reader is USB3.

NOTE: SSC control is ganged on PCIe 0-3 and 4-7 clocks. PEG-attached (CPU) PCIe devices must use one set, while PCH-attached PCIe devices use the other set. If 2 or less devices are attached to PEG the CLKOUT\_PEG outputs can be used for those devices.



Connect to ENET\_MEDIA\_SENSE via alias if HDA = 3.3V.  
Connect to ENET\_MEDIA\_SENSE via 12K R if HDA = 1.5V.  
If HDA = S0, must also ensure that signal cannot be high in S3.



SYNC MASTER=J15 REFERENCE SYNC DATE=12/18/2012

PAGE TITLE: PCH RTC/HDA/JTAG/SATA/CLK

Apple Inc.

DRAWING NUMBER: <SCH\_NUM> D


REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 11 OF 118

SHEET: 11 OF 81

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED



OMIT\_TABLE

Pin	Signal	Component
74 5	DMI_N2S N<0>	AW22
74 72 5	DMI_N2S N<1>	AR20
74 72 5	DMI_N2S N<2>	AP17
74 72 5	DMI_N2S N<3>	AV20
74 5	DMI_N2S P<0>	AY22
74 72 5	DMI_N2S P<1>	AP20
74 72 5	DMI_N2S P<2>	AR17
74 72 5	DMI_N2S P<3>	AW20
74 5	DMI_S2N N<0>	BD21
74 72 5	DMI_S2N N<1>	BE20
74 72 5	DMI_S2N N<2>	BD17
74 72 5	DMI_S2N N<3>	BE18
74 5	DMI_S2N P<0>	BB21
74 72 5	DMI_S2N P<1>	BC20
74 72 5	DMI_S2N P<2>	BB17
74 72 5	DMI_S2N P<3>	BC18

OMIT\_TABLE

Pin	Signal	Component
74 71 41 19	PM_SYSRST L	AM1
74 71 41 19 18	PM_PCH SYS PWROK	AD7
74 71 19 12	PM_PCH PWROK	F10
74 71 19 12	PM_PCH PWROK	AB7
74 21 6	PM MEM PWRGD	H3
74 71 66	PM_RSMRST L	J2
74 41 18 12	PM_PWRBTN L	K1
42 41	SMC ADAPTER EN	E6
41 41 30 12	PM BATLOW L	K7
	PCH RI L	N4
	TP_PCH_SLP_S0 L	AB10
	TP_PCH_SLP_WLAN L	D2

OMIT\_TABLE

Pin	Signal	Component
70 61	EDP_IG_BKL_PWM	N36
71 70 63 12	EDP_IG_BKL_ON	K36
71 70 67 12	EDP_IG_PANEL_PWR	G36
	PCI_INTA L	H20
	PCI_INTB L	L20
	PCI_INTC L	K17
	PCI_INTD L	M20
70 12	ENET_LOW_PWR_PCH	A12
70 12	AUD_IPHS_SWITCH_EN_PCH	B13
70 12	BT_PWR_RST L	C12
	TP_PCH_STRP_BBS1	C10
	TP_PCH_STRP_ESI L	A10
41	PCH_STRP_TOPBLK_SWP L	AL6

SYNC MASTER=J15 REFERENCE SYNC DATE=12/18/2012

PAGE TITLE: PCH DMI / FDI / PM / GFX / PCI

Apple Inc.

DRAWING NUMBER: <SCH\_NUM> D


REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 12 OF 118

SHEET: 12 OF 81

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED



**USB3 Port Assignments:**

Unused

**PCIe/USB3 Port Assignments:**

SD Card Reader  
( & Ethernet if combo)

**PCIe Port Assignments:**

AirPort

Camera

SSD (Gumstick)  
Lane 0  
(PCIe-only)  
Or PCIe switch if TBT/SSD

SSD (Gumstick)  
Lane 1  
(PCIe-only)  
Or PCIe switch if TBT/SSD

SSD (Gumstick)  
Lane 2  
(PCIe-only)  
Or PCIe switch if TBT/SSD

SSD (Gumstick)  
Lane 3  
(PCIe-only)  
Or PCIe switch if TBT/SSD

OMIT\_TABLE

U1100  
LYNXPOINT  
MOBILE  
FCBGA  
(9 OF 11)

USB2N0	B37	USB EXTA N	B37	18 75
USB2P0	D37	USB EXTA P	B37	18 75
USB2N1	A38	NC USB EXTCN	B37	72 75
USB2P1	C38	NC USB EXTCP	B37	72 75
USB2N2	A36	NC USB SDN	72 75	
USB2P2	C36	NC USB SDP	72 75	
USB2N3	A34	NC USB WLANN	72	
USB2P3	C34	NC USB WLANP	72	
USB2N4	B33	NC USB 4N	72	
USB2P4	D33	NC USB 4P	72	
USB2N5	F31	NC USB PSOCN	72	
USB2P5	G31	NC USB PSOCP	72	
USB2N6	K31	NC USB 6N	72 75	
USB2P6	L31	NC USB 6P	72 75	
USB2N7	G29	NC USB 7N	72 75	
USB2P7	H29	NC USB 7P	72 75	
USB2N8	A32	USB EXTB N	B37	68 71 75
USB2P8	C32	USB EXTB P	B37	68 71 75
USB2N9	A30	NC USB EXTDN	B37	72 75
USB2P9	C30	NC USB EXTDP	B37	72 75
USB2N10	B29	TP USB CAMERAN		
USB2P10	D29	TP USB CAMERAP		
USB2N11	A28	USB BT N	B37	34 75
USB2P11	C28	USB BT P	B37	34 75
USB2N12	G26	NC USB IRN	B37	72 75
USB2P12	F26	NC USB IRP	B37	72 75
USB2N13	F24	USB TPAD N	B37	39 75
USB2P13	G24	USB TPAD P	B37	39 75
USB3RN1	AR26	USB3 EXTA D2R N	B37	38 75
USB3RP1	AP26	USB3 EXTA D2R P	B37	38 75
USB3TN1	BE24	USB3 EXTA R2D C N	B37	38 75
USB3TP1	BD23	USB3 EXTA R2D C P	B37	38 75
USB3RN2	AW26	USB3 EXTB D2R N	B37	68 71 75
USB3RP2	AV26	USB3 EXTB D2R P	B37	68 71 75
USB3TN2	BD25	USB3 EXTB R2D C N	B37	68 75
USB3TP2	BC24	USB3 EXTB R2D C P	B37	68 75
USB3RN5	AW29	NC USB3 EXTC D2RN	B37	72 75
USB3RP5	AV29	NC USB3 EXTC D2RP	B37	72 75
USB3TN5	BE26	NC USB3 EXTC R2D C N	B37	72 75
USB3TP5	BC26	NC USB3 EXTC R2D C P	B37	72 75
USB3RN6	AR29	NC USB3 EXTD D2RN	B37	72 75
USB3RP6	AP29	NC USB3 EXTD D2RP	B37	72 75
USB3TN6	BD27	NC USB3 EXTD R2D C N	B37	72 75
USB3TP6	BE28	NC USB3 EXTD R2D C P	B37	72 75
USBRBIAS*	K24	PCH USB RBIAS		
USBRBIAS*	K26			
TP24	M33	NC		
TP23	L33	NC		
OC0*/GPIO59	F3	XDP DA0 USB EXTA OC L	B37	13 18
OC1*/GPIO40	V1	XDP DA1 USB EXTC OC L	B37	13 18
OC2*/GPIO41	U2	XDP DA2 SSD PWR EN	B37	18
OC3*/GPIO42	F1	XDP DA3 CAMERA PWR EN	B37	18
OC4*/GPIO43	M3	XDP DB0 USB EXTB OC L	B37	13 18
OC5*/GPIO9	T1	XDP DB1 USB EXTD OC L	B37	13 18
OC6*/GPIO10	N2	XDP DB2 SD PWR EN	B37	18
OC7*/GPIO14	M1	XDP DB3 SDCONN STATE CHANGE L	B37	13 18

**USB Port Assignments:**

Ext A (LS/FS/HS)

Ext C (LS/FS/HS)

Reserved: SD (HS)

Reserved: WiFi (HS)

Unused

Reserved: PSOC (Legacy Trackpad)

Unused

Unused

Ext B (LS/FS/HS)

Ext D (LS/FS/HS)

Reserved: Camera

BT

IR

Trackpad



**USB3 Port Assignments:**

Ext A (SS)

Ext B (SS)

Ext C (SS)



Ext D (SS)



OMIT\_TABLE

U1100  
LYNXPOINT  
MOBILE  
FCBGA  
(3 OF 11)

SMBALERT*/GPIO11	N7	PCH SMBALERT L	
SMBCLK	R10	SMBUS_PCH_CLK	B37
SMBDATA	U11	SMBUS_PCH_DATA	B37
SML0ALERT*/GPIO60	N8	PCH SML0ALERT L	
SML0CLK	U8	SML_PCH_0_CLK	B37
SML0DATA	R7	SML_PCH_0_DATA	B37
SML1ALERT*/PCHHOT*/GPIO74	H6	PCH SML1ALERT L	
SML1CLK/GPIO58	K6	SML_PCH_1_CLK	B37
SML1DATA/GPIO75	N11	SML_PCH_1_DATA	B37
(IPU/IPD) CL_CLK	AF11	NC CLINK_CLK	72
(IPU/IPD) CL_DATA	AF10	NC CLINK_DATA	72
CL_RST*	AF7	NC CLINK_RESET L	72
TP1	BA45	NC	
TP2	BC45	NC	
TP4	BE43	NC	
TP3	BE44	NC	
TD_IREF	AY43	PCH TD_IREF	



SYNC MASTER=J15 REFERENCE SYNC DATE=12/18/2012

PAGE TITLE: PCH PCI-E/USB

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D


REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 13 OF 118


SHEET: 13 OF 81

Pull-up/down on chipset support page (depends on TBT controller)  
 Redwood Ridge: TBT\_CIO\_PLUG\_EVENT\_L, requires pull-up (S0), no isolation necessary.  
 Cactus Ridge: TBT\_CIO\_PLUG\_EVENT, requires pull-down & isolation.







BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H


Systems with no chip-down memory should pull all 4 RAMCFG GPIOs high.  
 Systems with chip-down memory should add pull-downs on another page and set straps per software.




SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
PAGE TITLE: PCH GPIO/MISC/NCTF			
Apple Inc.		DRAWING NUMBER: <SCH_NUM>	SIZE: D
		REVISION: <E4LABEL>	BRANCH: <BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE: 14 OF 118	SHEET: 14 OF 81



SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
PAGE TITLE			
<b>PCH Power</b>			
Apple Inc.		DRAWING NUMBER	SIZE
Apple		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	15 OF 118
		SHEET	15 OF 81



SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
PAGE TITLE			
<b>PCH Grounds</b>			
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	16 OF 118
		SHEET	16 OF 81



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
113S0022	1	RES,FF,0 OHM,(020OHM MAX),2A,0603	L1790		

SYNC MASTER=J15 REFERENCE SYNC DATE=12/18/2012

**PCH DECOUPLING**

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 17 OF 118  
 SHEET: 17 OF 81

Extra BPM Testpoints

- 74 6 XDP\_BPM L<2> TP1802
- 74 6 XDP\_BPM L<3> TP1803
- 74 6 XDP\_BPM L<4> TP1804
- 74 6 XDP\_BPM L<5> TP1805
- 74 6 XDP\_BPM L<6> TP1806
- 74 6 XDP\_BPM L<7> TP1807

Merged (CPU/PCH) Micro2-XDP





PCH/XDP Signals		Non-XDP Signals	
XDP DA0 USB EXTA OC L	R1890 SHORT 1 2	USB EXTA OC L	201
XDP DA2 SSD PWR EN	R1895 SHORT 1 2	SSD PWR EN	201
XDP DA3 CAMERA PWR EN	R1893 SHORT 1 2	CAMERA PWR EN	201
XDP DB0 USB EXTB OC L	R1894 SHORT 1 2	USB EXTB OC L	201
XDP DB2 SD PWR EN	R1896 SHORT 1 2	SD PWR EN	201
XDP DB3 SDCONN STATE CHANGE L	R1897 SHORT 1 2	SDCONN STATE CHANGE L	201
XDP DC0 DP AUXCH ISOL L	R1872 SHORT 1 2	DP AUXCH ISOL L	201
XDP DC1 SATARDVR EN	MAKES BASE=TRUE	XDP DC1 SATARDVR EN	201
XDP DC2 ODD PWR EN L	MAKES BASE=TRUE	XDP DC2 ODD PWR EN L	201
XDP DC3 JTAG ISP TCK	R1875 SHORT 1 2	JTAG ISP TCK	201
XDP DD0 SSD PCIE SEL L	R1876 SHORT 1 2	SSD PCIE SEL L	201
XDP DD1 MLB RAMCFG1	MAKES BASE=TRUE	XDP DD1 MLB RAMCFG1	201
XDP DD2 ENETSD CLKREQ L	MAKES BASE=TRUE	XDP DD2 ENETSD CLKREQ L	201
XDP DD3 AP CLKREQ L	R1879 SHORT 1 2	AP CLKREQ L	201

**PCH/XDP Signal Isolation Notes:**  
 'Output' non-XDP signals require pulls.  
 'Output' PCH/XDP signals require pulls.

R187x and R189x should be placed where signal path needs to split between route from PCH to J1850 and path to non-XDP signal destination (to minimize stub).

- Unused PCH/XDP Signals**
- XDP DA1 USB EXTC OC L TP1810
  - XDP DB1 USB EXTD OC L TP1811
  - XDP FC0 HDD PWR EN TP1812
  - XDP FC1 GPU GOOD TP1813


CPU JTAG Isolation




- XDP PCH TDO R1860 51 2
- XDP PCH TDI R1861 51 2
- XDP PCH TMS R1862 51 2
- XDP PCH TCK R1866 51 2

SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
<b>CPU &amp; PCH XDP</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		<SCH_NUM>	D
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		REVISION	<E4LABEL>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	<BRANCH>
II NOT TO REPRODUCE OR COPY IT		PAGE	18 OF 118
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	18 OF 81
IV ALL RIGHTS RESERVED			

### PCH Reset Button




### PCH PWROK Generation



NOTE: ALL\_SYS\_PWRGD must remain low until at least 5ms after all rails are valid.


### PCH 33MHz Clocks



### System RTC Power Source & 32kHz / 25MHz Clock Generator


VDDIO\_25M\_A: SB power rail for XTAL circuit.  
 VDDIO\_25M\_B: Camera power rail for XTAL circuit.  
 VDDIO\_25M\_C: Thunderbolt power rail for XTAL circuit.

NOTE: VDD\_25M must be powered if any VDDIO\_25M\_x is powered.




### PCH ME Disable Strap

PCH uses HDA\_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q1920 & 5V pull-up allows circuit to work regardless of HDA voltage.




PAGE TITLE		SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
<b>Chipset Support</b>				DRAWING NUMBER	SIZE
Apple Inc.				<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED				REVISION	<E4LABEL>
				BRANCH	<BRANCH>
				PAGE	19 OF 118
				SHEET	19 OF 81

### RIO SD Card Reader Support




### Flexible I/O Aliases

SD Card Reader is always USB3 in this implementation.




### Flexible I/O Configuration Strap


Must pull signal correctly even if always USB or PCIE




### LCD HPD Inverter




### HDMI HPD pull-down



### Platform Reset Connections




### RAM Configuration Straps




### Redwood Ridge Support

RR output is open-drain, no isolation necessary




### Redwood Ridge JTAG Isolation

TBTLC can be on when S0 is off, and vice-versa. Isolation ensures no leakage to RR or PCH. U2060 supports I/O's powered when VCC=0V




### GS3 Connector Support

DEVSLP not supported on LPT-H



### GPIO Glitch Prevention



SYNC MASTER=J15 REFERENCE		SYNC DATE=01/14/2013	
Project Chipset Support			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	20 OF 118
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	20 OF 81
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM\_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE\_CPU\_MEM\_L GPIO state during S3->S0 transitions determines behavior of signals.


WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM\_RESET\_L not isolated.

WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM\_RESET\_L isolated.

CPUVDDQ\_EN = (ISOLATE\_CPU\_MEM\_L + PM\_SLP\_S3\_L) \* PM\_SLP\_S4\_L  
 MEMVTT\_EN = (ISOLATE\_CPU\_MEM\_L + PLT\_RST\_L) \* PM\_SLP\_S3\_L  
 MEM\_RESET\_L = !ISOLATE\_CPU\_MEM\_L + CPU\_MEM\_RESET\_L




### MEM S0 "PGOOD" for CPU



### MEMVTT Clamp

Ensures CKE signals are held low in S3



Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	CPUVDDQ_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
1	1	0	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
4	0	0	1	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	1	1	1	1	1	CPU_MEM_RESET_L	1	1

(\*) CPU\_MEM\_RESET\_L asserts due to loss of PM\_MEM\_PWRGD, must wait for software to clear before deasserting ISOLATE\_CPU\_MEM\_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE\_CPU\_MEM\_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM\_RESET\_L will not properly assert. Software must deassert ISOLATE\_CPU\_MEM\_L and then generate a valid reset cycle on CPU\_MEM\_RESET\_L.

SYNC MASTER=J15 REFERENCE SYNC DATE=12/18/2012

CPU Memory S3 Support

Apple Inc.

DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 21 OF 118  
 SHEET: 21 OF 81

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

# Page Notes

Power aliases required by this page:

- =PP3V3\_S3\_VREFMRGN
- =PPDDR\_S3\_MEMVREF

Signal aliases required by this page:


- =I2C\_VREFDACS\_SCL
- =I2C\_VREFDACS\_SDA
- =I2C\_PCA9557D\_SCL
- =I2C\_PCA9557D\_SDA

BOM options provided by this page:

- DDRVREF\_DAC - Stuffs DAC margining circuit.

## CPU-Based Margining

FETs for CPU isolation during S3




NOTE: CPU DAC output step sizes:  
 DDR3 (1.5V) 7.70mV per step  
 DDR3L (1.35V) 6.99mV per step

NOTE: CPU has single output for VREFCA. Split into two signals for independent DAC margining support. When DAC margining VREFCA ensure ISOLATE\_CPU\_MEM\_L is low to remove short due to CPU.

## DAC-Based Margining

DAC sets voltage level, PCA9557 & FETs enable outputs and disables margining after platform reset.



NOTE: MEMVREG and FRAMEBUF share a DAC output, cannot enable both at the same time!

RST\* on 'platform reset' so that system watchdog will disable margining.

NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.


PCA9557D\_RESET\_L

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG
DAC Channel:	A	B	C	C	D
PCA9557D Pin:	1	2	3	4	5
	DDR3 (1.5V)		DDR3L (1.35V)		
Nominal value	0.750V (DAC: 0x3A = 0.747mV)		0.675V (DAC: 0x34 = 0.670mV)		1.500V (DAC: 0x74 = 1.495V)
Margined target:	0.300V - 1.200V (+/- 450mV)		0.275V - 1.075V (+/- 400mV)		1.200V - 1.800V (+/- 300mV)
DAC range:	0.000V - 1.508V (0x00 - 0x75)		0.000V - 1.354V (0x00 - 0x69)		0.000V - 3.004V (0x00 - 0xE9)
Margined range:	0.299V - 1.206V (+/- 453mV)		0.269V - 1.083V (+/- 406mV)		0.932V - 1.760V (+/- 414mV)
VREF current:	+901uA - -911uA (- = sourced)		+811uA - -816uA (- = sourced)		+28uA - -29uA (- = sourced)
DAC step size:	7.68mV / step @ output		7.67mV / step @ output		2.575mV / step @ output

NOTE: DDR3 assumes TPS51916 supply with 10.0k/49.9k divider  
 DDR3L assumes TPS51916 supply with 19.6k/57.6k divider

## VRef Dividers

Always used, regardless of margining option.




SYNC MASTER=J15 MLB SYNC DATE=10/31/2012

**DDR3 VREF MARGINING**

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM>  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 22 OF 118  
 SHEET: 22 OF 81



www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

SDRAM Bypassing (NOTE: 2x 2.2uF and 3x 0.1uF per chip)




SYNC MASTER=J15 MLB SYNC DATE=10/31/2012

**DDR3 SDRAM Bank A (1 OF 2)**

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 I NOT TO REPRODUCE OR COPY IT  
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 I ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 23 OF 118  
 SHEET: 23 OF 81






SYNC MASTER=J15 MLB SYNC DATE=10/31/2012

DDR3 SDRAM Bank A (2 OF 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 I NOT TO REPRODUCE OR COPY IT  
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 I ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 24 OF 118  
 SHEET: 24 OF 81






SYNC MASTER=J15 MLB SYNC DATE=10/31/2012

**DDR3 SDRAM Bank B (1 OF 2)**

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 I NOT TO REPRODUCE OR COPY IT  
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 25 OF 118  
 SHEET: 25 OF 81



SYNC MASTER=J15 MLB SYNC DATE=10/31/2012

DDR3 SDRAM Bank B (2 OF 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 I NOT TO REPRODUCE OR COPY IT  
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 26 OF 118  
 SHEET: 26 OF 81



JEDEC 4.20.18 Unbuffered SODIMM Raw Card F spec recommends 36 Ohm term to VTT for CS,CKE,ODT and 36 Ohm for BA,A,RAS,CAS,WE

www.laptop-schematics.com


www.laptop-schematics.com

MEM Clock Termination

Place RC end termination after last DRAM  
Place Source Cterm at neckdown at first DRAM



SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
<b>DDR3 Termination</b>			
Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION <E4LABEL>	BRANCH <BRANCH>
		PAGE 27 OF 118	SHEET 27 OF 81



CRITICAL OMIT\_TABLE

U2800  
REDWOOD-RIDGE  
FCBGA  
(1 OF 2)

PCIE GEN2

MISC

DISPLAY PORT

PORTS

Security strap setting is XORed with bit in the flash, so the active-level depends on the code in the flash. If strap != bit then security is enabled?

Divides 3.3V to 1.8V

- NOTE: The following pins require testpoints:
- |                  |              |
|------------------|--------------|
| 0 - GPIO_13      | 8 - GPIO_15  |
| 1 - GPIO_1       | 9 - GPIO_11  |
| 2 - GPIO_2       | 10 - GPIO_14 |
| 3 - GPIO_3       | 11 - GPIO_0  |
| 4 - GPIO_5       | 12 - GPIO_12 |
| 5 - PCIE_RST_1_N | 13 - GPIO_10 |
| 6 - PCIE_RST_2_N | 14 - PB_LSTX |
| 7 - PCIE_RST_3_N | 15 - PB_LSRX |

SYNC MASTER=T29 RR SYNC DATE=01/14/2013


Thunderbolt Host (1 of 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
I NOT TO REPRODUCE OR COPY IT  
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
I ALL RIGHTS RESERVED

DRAWING NUMBER	<SCH_NUM>
REVISION	<E4LABEL>
BRANCH	<BRANCH>
PAGE	28 OF 118
SHEET	28 OF 81

For unused port, pull CONFIG1, CONFIG2, LSRX, HPD and CIO\_SEL low (10k). All other port signals can be NC.




**U2950**

Part	TPS22920
Type	Load Switch
R(on)	8 mOhm Typ
@ 1.05V	11.5 mOhm Max

Max Current = 4A (85C)

**1.05V TBT "CIO" Switch**  
Internal switch not functional on RR.



EDP current / power consumption figures copied from R68 schematic (Rev 2, dated October 28, 2012, not available on IBL).

SYNC MASTER=T29 RR		SYNC DATE=01/14/2013	
Thunderbolt Host (2 of 2)			
Apple Inc.		DRAWING NUMBER	<SCH_NUM> D
		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	29 OF 118
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	29 OF 81
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

# Page Notes


Power aliases required by this page:  
 - =PPVIN\_SW\_TBTBST (8-13V Boost Input)  
 - =PP15V\_TBT\_REG (15V Boost Output)

Signal aliases required by this page:  
 (NONE)


BOM options provided by this page:  
 (NONE)

www.laptop-schematics.com

## Thunderbolt 15V Boost Regulator




### BATLOW# Isolation



SYNC MASTER=T29 RR		SYNC DATE=01/14/2013	
Thunderbolt Mobile Support			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	30 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	30 OF 81
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

### 3.3V/HV Power MUX


V3P3 must be S4 to support wake from Thunderbolt devices.




For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3210,R3213		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3211,R3214		TBTHV:P12V

Nominal Min Max  
IHVS0/S3 1120mA 1090mA 1170mA (12W minimum)



### Thunderbolt Connector A



SYNC MASTER=J15 REFERENCE SYNC DATE=12/18/2012

**Thunderbolt Connector A**

Apple Inc.

Apple logo

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED


DRAWING NUMBER: <SCH\_NUM> D  
REVISION: <E4LABEL>  
BRANCH: <BRANCH>  
PAGE: 32 OF 118  
SHEET: 31 OF 81




# www.laptop-schematics.com


## DDC Crossbar


Only necessary on dual-port hosts.  
On single-port hosts alias TBTPA\_DDC to TBTSNK0\_DDC.  
NEVER SEND AUXCH THROUGH CROSSBAR!



## Second TBT Port HV Boost Enable



SYNC MASTER=J15 REFERENCE		SYNC DATE=11/16/2012	
PAGE TITLE			
DDC Crossbar			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	34 OF 118
		SHEET	33 OF 81



3.3V WLAN Switch

Part	TPS22924C
Type	Load Switch
R(on)	18.5 mOhm Typ
@ 2.5V	25.8 mOhm Max

AIRPORT


BLUETOOTH

Supervisor & CLKREQ # Isolation

Delay = 130 ms +/- 20%

X29C CONNECTOR	
Apple Inc.	DRAWING NUMBER <SCH_NUM> D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION <E4LABEL>
	BRANCH <BRANCH>
	PAGE 35 OF 118
	SHEET 34 OF 81





U3900 BCM15700 FBGA SYM 2 OF 3 CRITICAL OMIT\_TABLE

DDR_DQ00	C2 MEM CAM DO<0>	DDR_AD00	L3 MEM CAM A<0>
DDR_DQ01	E3 MEM CAM DO<1>	DDR_AD01	M4 MEM CAM A<1>
DDR_DQ02	E4 MEM CAM DO<2>	DDR_AD02	N3 MEM CAM A<2>
DDR_DQ03	D3 MEM CAM DO<3>	DDR_AD03	M3 MEM CAM A<3>
DDR_DQ04	F3 MEM CAM DO<4>	DDR_AD04	M2 MEM CAM A<4>
DDR_DQ05	F1 MEM CAM DO<5>	DDR_AD05	M2 MEM CAM A<5>
DDR_DQ06	F4 MEM CAM DO<6>	DDR_AD06	N2 MEM CAM A<6>
DDR_DQ07	F2 MEM CAM DO<7>	DDR_AD07	N2 MEM CAM A<7>
DDR_DQ08	B5 MEM CAM DO<8>	DDR_AD08	P3 MEM CAM A<8>
DDR_DQ09	C3 MEM CAM DO<9>	DDR_AD09	P2 MEM CAM A<9>
DDR_DQ10	B1 MEM CAM DO<10>	DDR_AD10	J4 MEM CAM A<10>
DDR_DQ11	B4 MEM CAM DO<11>	DDR_AD11	E2 MEM CAM A<11>
DDR_DQ12	A5 MEM CAM DO<12>	DDR_AD12	L1 MEM CAM A<12>
DDR_DQ13	C5 MEM CAM DO<13>	DDR_AD13	P1 MEM CAM A<13>
DDR_DQ14	B2 MEM CAM DO<14>	DDR_AD14	R4 MEM CAM A<14>
DDR_DQ15	B3 MEM CAM DO<15>	DDR_AD15	R4 MEM CAM A<14>
DDR_DQS_P0	E2 MEM CAM DOS P<0>	DDR_CK_P0	L3 MEM CAM CLK P
DDR_DQS_N0	D2 MEM CAM DOS N<0>	DDR_CK_N0	G2 MEM CAM CLK N
DDR_DQS_P1	A2 MEM CAM DOS P<1>	DDR_DM0	C1 MEM CAM DM<0>
DDR_DQS_N1	A3 MEM CAM DOS N<1>	DDR_DM1	C4 MEM CAM DM<1>
DDR_RAS*	H3 MEM CAM RAS L	DDR_ZQ	G3 MEM CAM ZO S2
DDR_WE*	J2 MEM CAM WE L	DDR_CKE	J3 MEM CAM CKE
DDR_CAS*	H4 MEM CAM CAS L	DDR_CS*	L4 MEM CAM CS L
DDR_RESET*	R3 MEM CAM RESET L		

Camera 1 of 2

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

SYNCH\_MASTER=CLEAN\_MLB\_REPLER SYNC\_DATE=06/13/2013


DRAWING NUMBER: <SCH NUM> SIZE: D

REVISION: <E4 LABEL>

BRANCH: <BRANCH>

PAGE: 39 OF 118

SHEET: 36 OF 81



www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

remove DRAM SPD Straps

DRAM CFG Chart

VENDOR	CFG 1	CFG 0
HYNIX	0	0
SAMSUNG	1	0
MICRON	0	1
ELPIDA	1	1

DIE REV	CFG 2
A	0
B	1

Camera 2 of 2

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 40 OF 118  
 SHEET: 37 OF 81


SYNC\_MASTER=CLEAN\_MLB\_REPLER SYNC\_DATE=06/13/2013

### USB Port Power Switch

### Left USB Port A



### USB/SMC Debug Mux




SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
<b>USB 3.0 CONNECTORS</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	46 OF 118
		SHEET	38 OF 81

# IPD Flex Connector


## SMC Manual Reset & Isolation

Left shift, option & control keys combined with power button cause SMC RESET# assertion.  
Keys ANDed with PSoC power to isolate when PSoC is not powered.  
No IPD on OE input pin PP3V3\_S4 (symbol error).




## Keyboard Connector

518S0752  
CRITICAL  
J4813




## PSOC USB CONTROLLER

- USB INTERFACES TO MLB
- SPI HOST TO Z2
- TRACKPAD PICK BUTTONS
- KEYBOARD SCANNER



## TPAD Buttons Disable

PLACE THESE COMPONENTS CLOSE TO J5800  
THIS ASSUMES THERE'S A PP3V42\_G3H PULL UP ON MLB



IC	PIN	NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	10UA	2.55 KOHM	0.2555 V	0.255E-6 W	
		80UA		0.204 V	16.32E-6 W	
		60MA (MAX)	10 OHM	0.6 V	36E-3 W	
3V3 LDO	VDD	60MA (MAX)	0.2 OHM	0.012 V	0.72E-3 W	
		8MA (TYP)	1.5 OHM	0.012 V	96E-6 W	
PSOC	VDD	14MA (MAX)		0.021 V	294E-6 W	
		4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W	
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W	

SYNC MASTER=CHANG\_J45 SYNC DATE=03/15/2013

KEYBOARD/TRACKPAD (1 OF 2)


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
REVISION: <E4LABEL>  
BRANCH: <BRANCH>  
PAGE: 48 OF 118  
SHEET: 39 OF 81

www.laptop-schematics.com


Keyboard Backlight Connector



www.laptop-schematics.com

SYNC MASTER=CHANG J45		SYNC DATE=03/15/2013	
KEYBOARD/TRACKPAD ( 2 OF 2 )			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	49 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	40 OF 81
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


NOTE: Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.



NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.


SYNC MASTER=CHANG J45		SYNC DATE=03/15/2013	
SMC			
Apple Inc.		DRAWING NUMBER	SIZE
<SCH_NUM>		D	
REVISION		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		50 OF 118	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		41 OF 81	

SMC Reset "Button", Supervisor & AVREF Supply




MR1\* and MR2\* must both be low to cause manual reset.  
Used on mobiles to support SMC reset via keyboard.  
NOTE: Internal pull-ups are to VIN, not V+.

Debug Power "Buttons"





SMC Crystal Circuit



SMC USB CLOCK REQUIRE THESE CRYSTAL VALUES: 5,6,8,10,12,16,18,20,24,25 MHZ

SMC12 PECEI SUPPORT



Signal Name	Resistor Value	Resistor Part	Value	Power	Temp	Package
SMC PME S4 DARK L	100K	R5169	1	5%	1/20W	MP 201
SMC ONOFF L	10K	R5170	1	5%	1/20W	MP 201
G3 POWERON L	10K	R5172	1	5%	1/20W	MP 201
SMC LID	100K	R5171	1	5%	1/20W	MP 201
SMC TX L	10K	R5173	1	5%	1/20W	MP 201
SMC RX L	100K	R5174	1	5%	1/20W	MP 201
SMC DEBUGPRT TX L	20K	R5175	1	5%	1/20W	MP 201
SMC DEBUGPRT RX L	20K	R5176	1	5%	1/20W	MP 201
SMC TMS	10K	R5177	1	5%	1/20W	MP 201
SMC TDO	10K	R5178	1	5%	1/20W	MP 201
SMC TDI	10K	R5179	1	5%	1/20W	MP 201
SMC TCK	10K	R5180	1	5%	1/20W	MP 201
SMC BIL BUTTON L	10K	R5181	1	5%	1/20W	MP 201
SMC BC ACOK	470K	R5187	1	5%	1/20W	MP 201
SMC S5 PWRGD VIN	100K	R5192	1	5%	1/20W	MP 201
SMC INT L	10K	R5193	1	5%	1/20W	MP 201
CPU THRMTRIP 3V3	100K	R5194	1	5%	1/20W	MP 201
SPI DESCRIPTOR OVERRIDE L	10K	R5195	1	5%	1/20W	MP 201
SMC ROMBOOT	1K	R5188	1	5%	1/20W	MP 201
SMC THRMTRIP	10K	R5186	1	5%	1/20W	MP 201
SMC DELAYED PWRGD	100K	R5191	1	5%	1/20W	MP 201
SMC PM G2 EN	100K	R5198	1	5%	1/20W	MP 201
SMC ADAPTER EN	10K	R5185	1	5%	1/20W	MP 201
SMC S4 WAKESRC EN	100K	R5190	1	5%	1/20W	MP 201
WIFI EVENT L	10K	R5189	1	5%	1/20W	MP 201

SYNC MASTER=CHANG J45 SYNC DATE=11/12/2012

**SMC Shared Support**

Apple Inc.

DRAWING NUMBER: <SCH\_NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART


IV ALL RIGHTS RESERVED

PAGE: 51 OF 118

SHEET: 42 OF 81


57 56 43 42 41	SMC_BC_ACOK	==	SMC_BC_ACOK	41 42 43 56 57	43 41	NC_ENET_ASF_GPIO	==	NC_ENET_ASF_GPIO	41 43
43 41	NC_HISIDE_ISENSE_OC	==	NC_HISIDE_ISENSE_OC	41 43	43 41	NC_SMC_SYS_LED	==	NC_SMC_SYS_LED	41 43
46 43 41	SMC_CPUPKG_VSENSE	==	SMC_CPUPKG_VSENSE	41 43 46	43 41	NC_MEM_EVENT_L	==	NC_MEM_EVENT_L	41 43
46 43 41	SMC_CPUPKG_ISENSE	==	SMC_CPUPKG_ISENSE	41 43 46	43 41	NC_SMC_ODD_DETECT	==	NC_SMC_ODD_DETECT	41 43
43 41	NC_SMC_ADC2	==	NC_SMC_ADC2	41 43	43 41	NC_IR_RX_OUT_RC	==	NC_IR_RX_OUT_RC	41 43
45 43 41	SMC_DCIN_VSENSE	==	SMC_DCIN_VSENSE	41 43 45	43 41	NC_SYS_TDM_ONEWIRE	==	NC_SYS_TDM_ONEWIRE	41 43
45 43 41	SMC_DCIN_ISENSE	==	SMC_DCIN_ISENSE	41 43 45	43 41	NC_SYS_GFX_THROTTLE_L	==	NC_SYS_GFX_THROTTLE_L	41 43
45 43 41	SMC_PBUS_VSENSE	==	SMC_PBUS_VSENSE	41 43 45	43 41	NC_SYS_GFX_OVERTEMP	==	NC_SYS_GFX_OVERTEMP	41 43
46 43 41	SMC_SSD_ISENSE	==	SMC_SSD_ISENSE	41 43 46					
45 43 41	SMC_CHGR_BMON_ISENSE	==	SMC_CHGR_BMON_ISENSE	41 43 45					
45 43 41	SMC_CPU_HI_ISENSE	==	SMC_CPU_HI_ISENSE	41 43 45					
45 43 41	SMC_OTHER3V3_HI_ISENSE	==	SMC_OTHER3V3_HI_ISENSE	41 43 45					
46 43 41	SMC_PLV35MEM_ISENSE	==	SMC_PLV35MEM_ISENSE	41 43 46					
47 43 41	SMC_CPUDDR_ISENSE	==	SMC_CPUDDR_ISENSE	41 43 47					
47 43 41	SMC_LCDPANEL_ISENSE	==	SMC_LCDPANEL_ISENSE	41 43 47					
45 43 41	SMC_OTHER5V_HI_ISENSE	==	SMC_OTHER5V_HI_ISENSE	41 43 45					
43 41	NC_SMC_ADC14	==	NC_SMC_ADC14	41 43					
43 41	NC_SMC_ADC15	==	NC_SMC_ADC15	41 43					
43 41	NC_SMC_ADC16	==	NC_SMC_ADC16	41 43					
47 43 41	SMC_LCDBLKT_ISENSE	==	SMC_LCDBLKT_ISENSE	41 43 47					
43 41	NC_SMC_ADC18	==	NC_SMC_ADC18	41 43					
43 41	NC_SMC_ADC19	==	NC_SMC_ADC19	41 43					
47 43 41	SMC_S2_ISENSE	==	SMC_S2_ISENSE	41 43 47					
43 41	NC_SMC_ADC21	==	NC_SMC_ADC21	41 43					
47 43 41	SMC_X29_ISENSE	==	SMC_X29_ISENSE	41 43 47					
46 43 41	SMC_TBT_ISENSE	==	SMC_TBT_ISENSE	41 43 46					
43 41	NC_SMBUS_SMC_4_ASF_SCL	==	NC_SMBUS_SMC_4_ASF_SCL	41 43					
43 41	NC_SMBUS_SMC_4_ASF_SDA	==	NC_SMBUS_SMC_4_ASF_SDA	41 43					
80 43 41	NC_SMBUS_SMC_3_SCL	==	NC_SMBUS_SMC_3_SCL	41 43 80					
80 43 41	NC_SMBUS_SMC_3_SDA	==	NC_SMBUS_SMC_3_SDA	41 43 80					
43 41	NC_BDV_BKL_PWM	==	NC_BDV_BKL_PWM	41 43					
43 42 41 28 20	SMC_PME_S4_DARK_L	==	SMC_PME_S4_DARK_L	20 28 41 42 43					

Spare S4 IRQ



Hall Effect pads

APN: 998-3029  
OMIT\_TABLE  
J5250  
HALL-SENSOR-MLB-PADS-K99





PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
607-6811	1	SUBASSY, PCBA HALL EFFECT, K99	J5250	CRITICAL	


www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com




SMC Project Support	
Apple Inc.	DRAWING NUMBER <SCH_NUM> D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION <E4LABEL> BRANCH <BRANCH> PAGE 52 OF 118 SHEET 43 OF 81




SYNC MASTER=CHANG J45		SYNC DATE=11/26/2012	
<b>SMBus Connections</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	53 OF 118
		SHEET	44 OF 81

SMLink 1 is slave port to access PCH & CPU via PECl.


DC-In Voltage Sense Enable & Filter




PBUS Voltage Sense Enable & Filter




COMPUTING High Side Current Sense / Filter




OTHERS (5V) High Side Current Sense / Filter




OTHERS (3.3V) High Side Current Sense / Filter




CHARGER BMON HIGH SIDE (BATTERY DISCHARGE) CURRENT SENSE & FILTER



DC-IN (AMON) Current Sense Filter



SYNC MASTER=CHANG J45		SYNC DATE=12/21/2012	
High Side Voltage and Current Sensing			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	54 OF 118
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	45 OF 81
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SSD CURRENT SENSE

CPU PKG Load Side Current Sense / Filter

TBT Router CURRENT SENSE

DDR3 1.35V DRAM ONLY CURRENT SENSE / FILTER

CPU Vcore Voltage Sense / Filter

Sense Resistor 0.005 Ohm  
EDP CURRENT: 5A

IHDC  
SMC\_ADC6

GAIN: 130X

PLACE\_NEAR=U5000.B4:7MM

Individual Sense R is 0.75mOhm  
EDP: 95A TDP :45A  
(Effective Sense R is 0.25mOhm due to summing of the 3 phases)

IC0C  
SMC\_ADC1

Gain:137.77x  
Scale: 29.03A / V  
Max VOut: 3.3V at 95.8A

SENSE RESISTOR 0.010 OHM  
EDP CURRENT: 0.94 A

IHSC  
SMC\_ADC23

GAIN: 274X


PLACE\_NEAR=U5000.A8:5MM

IM0C  
SMC\_ADC10

GAIN:136.6X

VC0C  
SMC\_ADC0


SYNC MASTER=CHANG J45		SYNC DATE=03/15/2013	
PAGE TITLE Load Side Voltage and Current Sensing			
Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <BRANCH>	PAGE 55 OF 118
		SHEET	46 OF 81




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	7	RES MTL FILM 100K 5 1/20W 0201 SMD LF	0201 0201 0201 0201 0201 0201		SENSOR_NONPROD:N

SYNC MASTER=CHANG J45      SYNC DATE=12/21/2012  
 PAGE TITLE      **Debug Sensors**  
 Apple Inc.  
 DRAWING NUMBER      <SCH\_NUM>      D  
 REVISION      <E4LABEL>  
 NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE  
 PROPRIETARY PROPERTY OF APPLE INC.  
 THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED  
 BRANCH      <BRANCH>  
 PAGE      56 OF 118  
 SHEET      47 OF 81


LEFT FIN STACK/RIGHT FIN STACK



Write Address: 0x98  
Read Address: 0x99




DDR3 PROXIMITY/CPU PROXIMITY/PCH PROXIMITY/AIRFLOW PROXIMITY



Write Address: 0x98  
Read Address: 0x99

X29 PROXIMITY





Write Address: 0x92  
Read Address: 0x93

SYNC MASTER=CHANG J45		SYNC DATE=11/26/2012	
PAGE TITLE			
Thermal Sensors			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	58 OF 118
		SHEET	48 OF 81

www.laptop-schematics.com

Left Fan


Right Fan




www.laptop-schematics.com

SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
Fan Connectors			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	60 OF 118
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	49 OF 81
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


### SPI Bus Series Termination




### SMC12 SPI SUPPORT



### LPC+SPI Connector




### SPI ROM




SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE <b>SPI ROM / LPC+SPI Conn.</b>			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 61 OF 118		SHEET 50 OF 81	

AUDIO CODEC, ANALOG BLOCKS  
APPLE P/N 353S4080



4.5V POWER SUPPLY FOR CODEC  
APPLE P/N 353S2456


PLACE XW6201 NEAR 5V SOURCE



PLACE XW6200 BENEATH U6200, BETWEEN PINS 2 & 5





SYNC MASTER=JOE J45		SYNC DATE=07/30/2013	
<b>AUDIO: CODEC, ANALOG</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<SCH_NUM> D
		BRANCH	<E4LABEL>
		PAGE	62 OF 118
		SHEET	51 OF 81


AUDIO CODEC, DIGITAL BLOCKS  
APPLE P/N 353S4080






SYNC MASTER=JOE J45		SYNC DATE=07/30/2013	
PAGE TITLE <b>AUDIO:CODEC, DIGITAL</b>			
DRAWING NUMBER Apple Inc.		SIZE <SCH_NUM> D	REVISION <E4LABEL>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <BRANCH>	PAGE 63 OF 118
		SHEET	52 OF 81

4X MONO SPEAKER AMPLIFIERS (MAX98300 & SSM2375)  
 APN: 353S2888 & 353S2958  
 GAIN = +3 DB  
 1ST ORDER FC (L&R) = NOM 569 HZ  
 1ST ORDER FC (SUB) = NOM 9 HZ



SYNC MASTER=JOE J45		SYNC DATE=07/30/2013	
<b>AUDIO: SPEAKER AMP</b>			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		<E4LABEL>	<BRANCH>
		PAGE	64 OF 118
		SHEET	53 OF 81



SYNC MASTER=JOE J45		SYNC DATE=07/30/2013	
<b>AUDIO: JACK</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	65 OF 118
		SHEET	54 OF 81

CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL
HP/HS OUT	0X02 (2)	0X02 (2)	0X10 (16)	N/A
TWEETERS	0X03 (3)	0X03 (3)	0X12 (18)	CODEC GPIO0
SUB	0X04 (4)	0X04 (4)	0X13 (19)	CODEC GPIO0
SPDIF OUT	N/A	0X0E (14)	0X21 (33)	N/A

CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF
DMIC 1	0X09 (9)	0X1C (28)	3 3V
DMIC 2	0X09 (9)	0X1C (28)	3 3V
HEADSET MIC	0X07 (7)	0X18 (24)	2 7V

OTHER CODEC GPIO LINES

LEFT SPEAKER ID	GPIO2	INPUT	HIGH = FG LOW = MERRY
RIGHT SPEAKER ID	GPIO3	INPUT	HIGH = FG LOW = MERRY
DFET CONTROL	GPIO4	OUTPUT	HIGH = DFETS OPEN

2-MIC CONNECTOR  
APN: 518S0769





SPEAKER CONNECTOR  
HP=80HZ  
APN: 518S0672

CRITICAL  
J6602  
78171-6006  
M-RT-SM

CRITICAL  
J6603  
78171-6006  
M-RT-SM


APN: 514-0875

J6600  
AUDIO-SPDIF-J44  
F-RT-TH



SYNC MASTER=JOE J45		SYNC DATE=07/30/2013	
AUDIO: JACK TRANSLATORS			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	66 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	55 OF 81
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


MagSafe DC Power Jack




PAGE TITLE		DRAWING NUMBER	
DC-In & Battery Connectors		<SCH_NUM> D	
Apple Inc.		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		70 OF 118	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		56 OF 81	



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S4170	1	IC ISL95826R6200 PWM PGOOD SCREEN 32P QFN	U7200	CRITICAL	



SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
CPU VR12.5 VCC Regulator IC			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	72 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	58 OF 81
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




Vout = 1.85V max  
 95A max output  
 f = 450 kHz

SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
CPU VR12.5 VCC Power Stage			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	73 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	59 OF 81
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

DDR3L (1V35 S3) REGULATOR

www.laptop-schematics.com




www.laptop-schematics.com

SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
1.35V DDR3L SUPPLY			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	74 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	60 OF 81
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

www.laptop-schematics.com


www.laptop-schematics.com



SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE			
5V / 3.3V Power Supply			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	75 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	61 OF 81
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

1V05 S0 REGULATOR

www.laptop-schematics.com



$OCP = R7641 \times 8.5\mu A / R7640$   
 $OCP = 14.4A$


SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
1V05V POWER SUPPLY			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	76 OF 118
		SHEET	62 OF 81

Page Notes

Power aliases required by this page:  
 - =PPVIN\_S0\_LCDBKLT (9-12.6V LCD Backlight Input)  
 - =PP5V\_S0\_BKLTCTRL (5V Backlight Driver Input)  
 - =PP5V\_S0\_KBDLED (5V Keyboard Backlight Input)

BOM options provided by this page:  
 BKLT:ENG - Stuffs 10.2 ohm series R for engineering builds  
 BKLT:PROD - Stuffs 0 ohm series R for production

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	8	RES,MTL FILM,0 OHM,1A MAX,0402,SMD	REF:MTL FILM,0 OHM,1A MAX,0402,SMD		BKLT:PROD



SYNC MASTER=CLEAN MLB KEPLER SYNC DATE=06/13/2013

LCD/KBD Backlight Driver


Apple Inc.

DRAWING NUMBER	<SCH_NUM>	SIZE	D
REVISION	<E4LABEL>		
BRANCH	<BRANCH>		
PAGE	77 OF 118		
SHEET	63 OF 81		

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED


www.laptop-schematics.com

### 1.5V S0 Regulator




### 1.05V SUS LDO

Lynx Point-H requires JTAG pull-ups to be powered at 1.05V in SUS. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V SUS, which burns 100mW in all S-states.



www.laptop-schematics.com

SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
<b>Misc Power Supplies</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	78 OF 118
		SHEET	64 OF 81



EDP is per J45 Power Budget rev5

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	1.3 A (EDP)

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	1.1 A (EDP)

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.3 A (EDP)

Integ. MOSFET	SLG5AP1438V
CHANNEL	N-TYPE
RDS(ON)	9.6 mOhm
LOADING	4.8 A (EDP)

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.5 A (EDP)

MOSFET	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 mOhm @4.5V
LOADING	5 A (EDP)

MOSFET	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 MOHM @4.5V
LOADING	2.8 A (EDP)

Part	TPS22924C
Type	Load Switch
R(on)	18.5 mOhm Typ
@ 2.5V	25.8 mOhm Max

U8030

Part TPS22924C  
Type Load Switch  
R(on) 18.5 mOhm Typ  
@ 2.5V 25.8 mOhm Max

APN 353S2741

3.3V S0 Switch

PP3V3 S5

P3V3S0\_P1V5\_S0\_EN

PP3V3 S0

Max Current = 2A

C8030 1uF

Apple Inc.

Power FETs

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED


DRAWING NUMBER	<SCH_NUM>	SIZE	D
REVISION	<E4LABEL>	BRANCH	<BRANCH>
PAGE	80 OF 118	SHEET	65 OF 81

SYNC MASTER=J15 MLB SYNC DATE=10/31/2012



### Power State Debug LEDs (For development only)

#### Mobile System Power State Table


State	SMC ADAPTER EN	SMC PM G2 ENABLE	SMC S4 WAKESRC EN	PM SLP SUS L	PM SLP S5 L	PM SLP S4 L	PM SLP S3 L
Run (S0)	X	1	1	1	1	1	1
Sleep (S3AC)	1	1	1	1	1	1	0
Sleep (S3)	0	1	1	1	1	1	0
Deep Sleep (dS4C)	1	1	1	0	0	0	0
Deep Sleep (dS4)	0	1	1	0	0	0	0
Deep Sleep (dS5C)	1	1	0	0	0	0	0
Deep Sleep (dS5)	0	1	0	0	0	0	0
Battery Off (G3HotAC)	toggle 3Hz	0	0	0	0	0	0
Battery Off (G3HotI)	1	0	0	0	0	0	0




### S4 Power Enable





### S0 ENABLE




### CPUVCORE ENABLE




### 3.3V SUS Enable





### 3.3V SUS Detect




### S5 Rail Enables & PGOOD




### WLAN Enable Generation




### 1V5 S0 "PGOOD" Delay



### CHGR VFRQ Generation




### Unused PGOOD signals



SYNC MASTER=CHANG J45		SYNC DATE=03/15/2013	
<b>Power Control 1/ENABLE</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	81 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	66 OF 81
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

LCD PANEL INTERFACE (eDP)



LCD Panel HPD & AUX strapping


CRITICAL  
J8300  
20525-130E-01  
F RT SM

SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE <b>eDP Display Connector</b>			
Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	BRANCH <BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 83 OF 118	SHEET 67 OF 81


www.laptop-schematics.com

www.laptop-schematics.com

### Wire-to-Board (Micro-coax) Connector



### Board-to-Board (Flex) Connector



SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
<b>RIO Connectors</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	95 OF 118
		SHEET	68 OF 81



SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE			
<b>Power Aliases</b>			
	Apple Inc.	DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	100 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	69 OF 81
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	

### Display Aliases

```

71 70 67 12 EDP_IG_PANEL_PWR == EDP_IG_PANEL_PWR 12 67 70 71
MAKE_BASE=TRUE
71 70 63 12 EDP_IG_BKL_ON == EDP_IG_BKL_ON 12 63 70 71
MAKE_BASE=TRUE
70 63 12 EDP_IG_BKL_PWM == EDP_IG_BKL_PWM 12 63 70
MAKE_BASE=TRUE
74 67 5 DP_INT_ML_C_P<3..0> == TP_DP_IG_A_MLP<3..0>
MAKE_BASE=TRUE
74 67 5 DP_INT_ML_C_N<3..0> == TP_DP_IG_A_MLN<3..0>
MAKE_BASE=TRUE
74 70 67 5 DP_INT_AUXCH_C_P == DP_INT_AUXCH_C_P 5 67 70 74
MAKE_BASE=TRUE
74 70 67 5 DP_INT_AUXCH_C_N == DP_INT_AUXCH_C_N 5 67 70 74
MAKE_BASE=TRUE
70 28 12 DP_TBTSNK0_HPD == DP_TBTSNK0_HPD 12 28 70
MAKE_BASE=TRUE
74 28 5 DP_TBTSNK0_ML_C_P<3..0> == TP_DP_IG_B_MLP<3..0>
MAKE_BASE=TRUE
74 28 5 DP_TBTSNK0_ML_C_N<3..0> == TP_DP_IG_B_MLN<3..0>
MAKE_BASE=TRUE
74 70 28 12 DP_TBTSNK0_AUXCH_C_P == DP_TBTSNK0_AUXCH_C_P 12 28 70 74
MAKE_BASE=TRUE
74 70 28 12 DP_TBTSNK0_AUXCH_C_N == DP_TBTSNK0_AUXCH_C_N 12 28 70 74
MAKE_BASE=TRUE
70 33 12 DP_TBTSNK0_DDC_DATA == DP_TBTSNK0_DDC_DATA 12 33 70
MAKE_BASE=TRUE
70 33 12 DP_TBTSNK0_DDC_CLK == DP_TBTSNK0_DDC_CLK 12 33 70
MAKE_BASE=TRUE
70 28 12 DP_TBTSNK1_HPD == DP_TBTSNK1_HPD 12 28 70
MAKE_BASE=TRUE
74 28 5 DP_TBTSNK1_ML_C_P<3..0> == TP_DP_IG_C_MLP<3..0>
MAKE_BASE=TRUE
74 28 5 DP_TBTSNK1_ML_C_N<3..0> == TP_DP_IG_C_MLN<3..0>
MAKE_BASE=TRUE
74 70 28 12 DP_TBTSNK1_AUXCH_C_P == DP_TBTSNK1_AUXCH_C_P 12 28 70 74
MAKE_BASE=TRUE
74 70 28 12 DP_TBTSNK1_AUXCH_C_N == DP_TBTSNK1_AUXCH_C_N 12 28 70 74
MAKE_BASE=TRUE
70 33 12 DP_TBTSNK1_DDC_DATA == DP_TBTSNK1_DDC_DATA 12 33 70
MAKE_BASE=TRUE
70 33 12 DP_TBTSNK1_DDC_CLK == DP_TBTSNK1_DDC_CLK 12 33 70
MAKE_BASE=TRUE
70 68 20 12 HDMI_HPD == HDMI_HPD 12 20 68 70
MAKE_BASE=TRUE
74 71 68 HDMI_DATA_P<0..2> == TP_DP_IG_D_MLP<2..0> 5
MAKE_BASE=TRUE
74 71 68 HDMI_DATA_N<0..2> == TP_DP_IG_D_MLN<2..0> 5
MAKE_BASE=TRUE
74 71 70 68 5 HDMI_CLK_P == HDMI_CLK_P 5 68 70 71 74
MAKE_BASE=TRUE
74 71 70 68 5 HDMI_CLK_N == HDMI_CLK_N 5 68 70 71 74
MAKE_BASE=TRUE
71 70 68 12 HDMI_DDC_CLK == HDMI_DDC_CLK 12 68 70 71
MAKE_BASE=TRUE
71 70 68 12 HDMI_DDC_DATA == HDMI_DDC_DATA 12 68 70 71
MAKE_BASE=TRUE

```

CPU signals

```

70 60 21 MEMVTT_EN == MEMVTT_EN 21 60 70
MAKE_BASE=TRUE

```

### Thunderbolt Signals Through PEG

```

74 28 5 PCIE_TBT_D2R_P<3..0> == =PEG_D2R_P<3..0>
MAKE_BASE=TRUE
74 28 5 PCIE_TBT_D2R_N<3..0> == =PEG_D2R_N<3..0>
MAKE_BASE=TRUE
74 28 5 PCIE_TBT_R2D_C_P<3..0> == =PEG_R2D_C_P<3..0>
MAKE_BASE=TRUE
74 28 5 PCIE_TBT_R2D_C_N<3..0> == =PEG_R2D_C_N<3..0>
MAKE_BASE=TRUE

```

### Unused PEG Lanes

```


5 TP_PEG_D2RP<15..4> == =PEG_D2R_P<15..4>
MAKE_BASE=TRUE
5 TP_PEG_D2RN<15..4> == =PEG_D2R_N<15..4>
MAKE_BASE=TRUE
5 TP_PEG_R2D_CP<15..4> == =PEG_R2D_C_P<15..4>
MAKE_BASE=TRUE
5 TP_PEG_R2D_CN<15..4> == =PEG_R2D_C_N<15..4>
MAKE_BASE=TRUE

```

```

77 74 70 24 23 22 PP0V75_S3_MEM_VREFDQ_A == VOLTAGE_MAKE_BASE PP0V75_S3_MEM_VREFDQ_A 22 23 24 70 74 77
0.675V TRUE
74 70 26 25 23 PP0V75_S3_MEM_VREFDQ_B == 0.675V TRUE PP0V75_S3_MEM_VREFDQ_B 22 25 26 70 74
77 74 70 24 23 22 PP0V75_S3_MEM_VREFCA_A == 0.675V TRUE PP0V75_S3_MEM_VREFCA_A 22 23 24 70 74 77
74 70 26 25 22 PP0V75_S3_MEM_VREFCA_B == 0.675V TRUE PP0V75_S3_MEM_VREFCA_B 22 25 26 70 74

```




### Unused signals

```

12 BT_PWRST_L
14 MEM_VDD_SEL_1V5_L
14 FW_PWR_EN_PCH
14 WOL_EN
14 FW_PME_L
14 DP_TBT_SEL
11 ENET_MEDIA_SENSE_RDIV
12 AUD_IPHS_SWITCH_EN_PCH
12 AUD_IP_PERIPHERAL_DET
12 AUD_I2C_INT_L
14 TBT_GO2SX_BIDIR
14 DPMUX_UC_IRO
11 PEG_CLKREQ_L
11 ENET_CLKREQ_L
12 ENET_LOW_PWR_PCH
12 HDMITBTMUX_SEL_TBT
28 SDCONN_OC_L

```



SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
Signal Aliases			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	102 OF 118
		SHEET	70 OF 81

# Functional Test Points

**J3501 - airport**

TRUE	AP CLKREQ O L	34
TRUE	AP RESET CONN L	34
TRUE	PCIE AP D2R PI N	34 76
TRUE	PCIE AP D2R PI P	34 76
TRUE	PCIE AP R2D N	34 76
TRUE	PCIE AP R2D P	34 76
TRUE	PCIE CLK100M AP CONN N	34 76
TRUE	PCIE CLK100M AP CONN P	34 76
TRUE	PCIE WAKE L	12 34 36 76
TRUE	PP3V3 S3RS4 BT F	34
TRUE	PP3V3 WLAN	34 42
TRUE	USB BT CONN N	34 75
TRUE	USB BT CONN P	34 75
TRUE	WIFI EVENT L	34 41 42
TRUE	GND	4X

**J4002 - Camera**

TRUE	MIPI CLK CONN N	37 79
TRUE	MIPI CLK CONN P	37 79
TRUE	CAM SENSOR WAKE L CONN	37
TRUE	MIPI DATA CONN N	37 79
TRUE	MIPI DATA CONN P	37 79
TRUE	SMBUS SMC 0 S0 SDA	37 41 44 48 80
TRUE	SMBUS SMC 0 S0 SCL	37 41 44 48 80
TRUE	I2C CAM SCK	36 37
TRUE	I2C CAM SDA	36 37
TRUE	PP5V S3RS0 ALSCAM F	37
TRUE	GND	

**J9500 - rio coax**

TRUE	HDMI CLK N	5 68 70 74
TRUE	HDMI CLK P	5 68 70 74
TRUE	HDMI DATA N<0>	68 70 74
TRUE	HDMI DATA N<1>	68 70 74
TRUE	HDMI DATA N<2>	68 70 74
TRUE	HDMI DATA P<0>	68 70 74
TRUE	HDMI DATA P<1>	68 70 74
TRUE	HDMI DATA P<2>	68 70 74

**USB3 SD D2R**

TRUE	USB3 SD D2R N	13 20 68 76
TRUE	USB3 SD D2R P	13 20 68 76
TRUE	USB3 SD R2D C N	13 20 68 76
TRUE	USB3 SD R2D C P	13 20 68 76
TRUE	USB3 EXTB D2R N	13 68 75
TRUE	USB3 EXTB D2R P	13 68 75
TRUE	USB3 EXTB R2D N	68 75
TRUE	USB3 EXTB R2D P	68 75
TRUE	USB EXTB N	13 68 75
TRUE	USB EXTB P	13 68 75
TRUE	GND	19X

**J9510 - rio flex**

TRUE	SD PWR EN	13 18 68
TRUE	PP1V5R1V35 S0 RIO	68
TRUE	HDMI DDC CLK	12 68 70
TRUE	HDMI DDC DATA	12 68 70
TRUE	HDMI HPD L	
TRUE	SMBUS PCH CLK	13 18 22 44 63 68 76
TRUE	SMBUS PCH DATA	13 18 22 44 63 68 76
TRUE	PM SLP S3 BUF L	51 65 66 68
TRUE	PM SLP S4 L	12 21 34 38 41 66 68
TRUE	PP3V3 S3	3X 13 20 21 22 44 46 47 65 68
TRUE	PP3V3 S4	20 35 36 42 43 46 47 65 66 68
TRUE	PP5V S4	5X 18 51 61 65 66 67 68 69
TRUE	RIO SDCONN STATE CHANGE L	20 68
TRUE	USB EXTB OC L	18 68
TRUE	GND	10X

**J5150 - hall effect**

TRUE	PP3V42 G3H	19 35 38 39 41 42 43 44 50 56
TRUE	SMC LID R	43
TRUE	GND	

**J6050 - left fan**

TRUE	FAN LT PWM	49
TRUE	FAN LT TACH	49
TRUE	PP5V S0	3X 18 19 37 49 50 58 59 62 63
TRUE	GND	5X 65 66 69 70 71

**J6060 - right fan**

TRUE	FAN RT PWM	49
TRUE	FAN RT TACH	49
TRUE	PP5V S0	3X 18 19 37 49 50 58 59 62 63
TRUE	GND	5X 65 66 69 70 71

**J6100 - lpc + spi**

TRUE	LPCPLUS GPIO	14 50
TRUE	LPCPLUS RESET L	20 50 76
TRUE	LPC AD<0>	13 41 50 76
TRUE	LPC AD<1>	13 41 50 76
TRUE	LPC AD<2>	13 41 50 76
TRUE	LPC AD<3>	13 41 50 76
TRUE	LPC CLK33M LPCPLUS	19 50 76
TRUE	LPC FRAME L	13 41 50 76
TRUE	LPC PWRDWN L	13 20 41 50
TRUE	LPC SERIRO	13 41 50
TRUE	PM CLKRUN L	12 41 50
TRUE	PP5V S0	18 19 21 22 44 46 47 65 66 68
TRUE	SMC RESET L	41 42 58 57
TRUE	SMC ROMBOOT	42 50
TRUE	SMC RX L	41 42 50
TRUE	SMC TCK	41 42 50
TRUE	SMC TDI	41 42 50
TRUE	SMC TDO	41 42 50
TRUE	SMC TMS	41 42 50
TRUE	SMC TX L	41 42 50
TRUE	SPIROM USE MLB	14 50
TRUE	SPI ALT CLK	50
TRUE	SPI ALT CS L	50
TRUE	SPI ALT MISO	50
TRUE	SPI ALT MOSI	50
TRUE	TP SMC MD1	50
TRUE	TP SMC TRST L	50
TRUE	GND	2X

**J4800 - ipd flex**

TRUE	Z2 CS L	39
TRUE	Z2 MOSI	39
TRUE	Z2 MISO	39
TRUE	Z2 SCLK	39
TRUE	Z2 HOST INTN	39
TRUE	Z2 CLKIN	39
TRUE	Z2 KEY ACT L	39
TRUE	PSOC F CS L	39
TRUE	PICKB L	39
TRUE	PSOC MOSI	39
TRUE	PSOC MISO	39
TRUE	PSOC SCLK	39
TRUE	SMBUS SMC 2 S3 SCL	39 41 44 80
TRUE	SMBUS SMC 2 S3 SDA	39 41 44 80
TRUE	SMC LID	39 41 42 43
TRUE	SMC T101 COM 1	
TRUE	PP3V3 S4	20 34 39 42 43 46 47 65 66 68
TRUE	PP5V S5	39 61 65 69 71
TRUE	GND	2X

**J4813 - keyboard**

TRUE	PP3V3 S4	20 34 39 42 43 46 47 65 66 68
TRUE	PP3V42 G3H	19 35 38 39 41 42 43 44 50 56
TRUE	WS CONTROL KBD	37 68 69 71
TRUE	WS KBD1	39
TRUE	WS KBD10	39
TRUE	WS KBD11	39
TRUE	WS KBD12	39
TRUE	WS KBD13	39
TRUE	WS KBD14	39
TRUE	WS KBD15 CAP	39
TRUE	WS KBD16 NUM	39
TRUE	WS KBD17	39
TRUE	WS KBD18	39
TRUE	WS KBD19	39
TRUE	WS KBD2	39
TRUE	WS KBD20	39
TRUE	WS KBD21	39
TRUE	WS KBD22	39
TRUE	WS KBD23	39
TRUE	WS KBD3	39
TRUE	WS KBD4	39
TRUE	WS KBD5	39
TRUE	WS KBD6	39
TRUE	WS KBD7	39
TRUE	WS KBD8	39
TRUE	WS KBD9	39
TRUE	WS KBD ONOFF L	39
TRUE	WS LEFT OPTION KBD	39
TRUE	WS LEFT SHIFT KBD	39
TRUE	GND	2X

**J4915 - kbd bkl**

TRUE	KBDBKLT RETURN1	2X 40 63
TRUE	KBDBKLT RETURN2	2X 40 63
TRUE	PPVOUT S0 KBDBKLT	40 63
TRUE	GND	4X

**J6701 - audio flex**

TRUE	AUD_HP_PORT L	51 55
TRUE	AUD_HP_PORT R	51 55
TRUE	AUD SPDIF_OUT JACK	
TRUE	AUD_TIPDET_INV	
TRUE	AUD_TIPDET	51 55
TRUE	AUD_CONN_MIC_XW	4X
TRUE	CH_HS_MIC	
TRUE	PP3V3 S0	65 66 67 69 71 81
TRUE	AUD_CONN_SLEEVE_XW	4X 54 55
TRUE	US_HS_MIC	
TRUE	GND	2X GND

**J6601 - mic**

TRUE	DMIC_CLK3	52 55
TRUE	PP3V3 S0	65 66 67 69 71 81
TRUE	DMIC_SDA2	55
TRUE	DMIC_SDA3	52 55
TRUE	GND	

**J6602 - L speaker**

TRUE	SPKRCONN L ID	53 55 81
TRUE	SPKRCONN L OUT N	53 55 81
TRUE	SPKRCONN L OUT P	53 55 81
TRUE	SPKRCONN SL OUT N	53 55 81
TRUE	SPKRCONN SL OUT P	53 55 81
TRUE	GND	

**J6603 - R speaker**

TRUE	SPKRCONN R ID	53 55 81
TRUE	SPKRCONN R OUT N	53 55 81
TRUE	SPKRCONN R OUT P	53 55 81
TRUE	SPKRCONN SR OUT N	53 55 81
TRUE	SPKRCONN SR OUT P	53 55 81
TRUE	GND	

**J7000 - DC PWR**

TRUE	ADAPTER SENSE	56
TRUE	PP20V DCIN FUSE	2X 56
TRUE	GND	2X

**J7050 - battery**

TRUE	PPVBAT G3H CONN	8X 56 57
TRUE	SMBUS SMC 5 G3 SCL	43 44 56 57 80
TRUE	SMBUS SMC 5 G3 SDA	43 44 56 57 80
TRUE	SYS_DETECT L	56
TRUE	GND	8X

**J8300 - eDP**

TRUE	DP_INT_AUX N	67 74
TRUE	DP_INT_AUX P	67 74
TRUE	DP_INT_ML N<0>	67 74
TRUE	DP_INT_ML N<1>	67 74
TRUE	DP_INT_ML N<2>	67 74
TRUE	DP_INT_ML N<3>	67 74
TRUE	DP_INT_ML P<0>	67 74
TRUE	DP_INT_ML P<1>	67 74
TRUE	DP_INT_ML P<2>	67 74
TRUE	DP_INT_ML P<3>	67 74
TRUE	LCD_FSS	63 67
TRUE	LCD_HPD_CONN	67
TRUE	LED_RETURN 1	63 67
TRUE	LED_RETURN 2	63 67
TRUE	LED_RETURN 3	63 67
TRUE	LED_RETURN 4	63 67
TRUE	LED_RETURN 5	63 67
TRUE	LED_RETURN 6	63 67
TRUE	PP5VR3V3 SW_LCD	3X 67
TRUE	PPVOUT S0 LCDBKLT	63 67
TRUE	GND	16X

**Power Rails**

TRUE	PM_SLP_S3_L	12 21 41 66
TRUE	PPVTT_S0_DDR	21 27 60 69
TRUE	PP3V3_S0	65 66 67 69 71 81
TRUE	PP3V3_S3	35 44 45 46 47 48 49 51 52 55
TRUE	PP3V3_S5	37 20 21 22 44 46 47 65 68 69
TRUE	PP3V3_S5_AVREF_SMC	41 42
TRUE	PP3V42_G3H	19 35 38 39 41 42 43 44 50 56
TRUE	PP5V_S0	18 19 37 49 50 58 59 62 63 65
TRUE	PP5V_S3	21 37 60 65 66 69
TRUE	PP5V_S5	39 61 65 69 71
TRUE	PPBUS_G3H	30 45 56 57 63 69
TRUE	PPDCIN_G3H	56 57 69
TRUE	PPVCC_S0_CPU	6 8 10 46 59 69
TRUE	PPVTTDDR_S3	60 69
TRUE	PP3V3_S0SW_SSD	35 46 69
TRUE	PP1V5_S0	65 12 13 15 17 19 52 64 66 68
TRUE	PP1V35_S3	21 22 46 60 65 69

**XDP**

TRUE	XDP_CPU_TCK	6 18 74
TRUE	XDP_PCH_TCK	11 18
TRUE	XDP_CPU_TDI	6 18 74
TRUE	XDP_CPU_TDO	6 18 74
TRUE	XDP_CPUPCH_TRST_L	6 18 74
TRUE	XDP_CPU_TMS	6 18 74
TRUE	XDP_PCH_TMS	11 18
TRUE	XDP_PCH_TDI	11 18
TRUE	XDP_PCH_TDO	11 18
TRUE	XDP_CPU_FREQ_L	6 18 74
TRUE	XDP_CPU_PRDY_L	6 18 74
TRUE	PM_RSMRST_L	12 66 76
TRUE	PM_PCH_PWROK	12 19 76
TRUE	PM_SYSRST_L	12 19 41 76
TRUE	CPU_CFG<3>	6 18 74
TRUE	PP1V05_S0	14 15 17 18 42 62 66 69
TRUE	GND	2X GND

**Power Sequence**

TRUE	SMC_ONOFF_L	39 41 42
TRUE	PM_DSW_PWRGD	12 41 76
TRUE	ALL_SYS_PWRGD	18 19 41 58 66
TRUE	PM_PCH_SYS_PWROK	12 18 19 41 76
TRUE	PLT_RESET_L	12 18 20 21
TRUE	EDP_IG_PANEL_PWR	12 67 70
TRUE	EDP_IG_BKL_ON	12 63 70

SYNC MASTER=J15 MLB SYNC DATE=10/31/2012

**Functional Test Points**

Apple Inc.

DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 104 OF 118  
 SHEET: 71 OF 81

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

# NC NO\_TESTs

## PCH

## Thunderbolt

## PLACEABLE BEAD-PROBES FOR TBT

NO_TEST	MAKE_BASE	NO_TEST	MAKE_BASE
72 13 NC_USB3_SPARE_D2RN	== TRUE TRUE	13 72 NC_USB3_SPARE_D2RN	13 72
72 13 NC_USB3_SPARE_D2RP	== TRUE TRUE	13 72 NC_USB3_SPARE_D2RP	13 72
72 13 NC_USB3_SPARE_R2D_CN	== TRUE TRUE	13 72 NC_USB3_SPARE_R2D_CN	13 72
72 13 NC_USB3_SPARE_R2D_CP	== TRUE TRUE	13 72 NC_USB3_SPARE_R2D_CP	13 72
72 13 NC_USB3_EXTC_D2RN	== TRUE TRUE	13 72 NC_USB3_EXTC_D2RN	13 72
72 13 NC_USB3_EXTC_D2RP	== TRUE TRUE	13 72 NC_USB3_EXTC_D2RP	13 72
72 13 NC_USB3_EXTC_R2D_CN	== TRUE TRUE	13 72 NC_USB3_EXTC_R2D_CN	13 72
72 13 NC_USB3_EXTC_R2D_CP	== TRUE TRUE	13 72 NC_USB3_EXTC_R2D_CP	13 72
72 13 NC_USB3_EXTD_D2RN	== TRUE TRUE	13 72 NC_USB3_EXTD_D2RN	13 72
72 13 NC_USB3_EXTD_D2RP	== TRUE TRUE	13 72 NC_USB3_EXTD_D2RP	13 72
72 13 NC_USB3_EXTD_R2D_CN	== TRUE TRUE	13 72 NC_USB3_EXTD_R2D_CN	13 72
72 13 NC_USB3_EXTD_R2D_CP	== TRUE TRUE	13 72 NC_USB3_EXTD_R2D_CP	13 72

72 NC_PCIE_ENET_D2RN	== TRUE TRUE	72 NC_PCIE_ENET_D2RN	72
72 NC_PCIE_ENET_D2RP	== TRUE TRUE	72 NC_PCIE_ENET_D2RP	72
72 NC_PCIE_ENET_R2D_CN	== TRUE TRUE	72 NC_PCIE_ENET_R2D_CN	72
72 NC_PCIE_ENET_R2D_CP	== TRUE TRUE	72 NC_PCIE_ENET_R2D_CP	72

72 11 NC_SATA_A_D2RN	== TRUE TRUE	11 72 NC_SATA_A_D2RN	11 72
72 11 NC_SATA_A_D2RP	== TRUE TRUE	11 72 NC_SATA_A_D2RP	11 72
72 11 NC_SATA_A_R2D_CN	== TRUE TRUE	11 72 NC_SATA_A_R2D_CN	11 72
72 11 NC_SATA_A_R2D_CP	== TRUE TRUE	11 72 NC_SATA_A_R2D_CP	11 72
72 11 NC_SATA_B_D2RN	== TRUE TRUE	11 72 NC_SATA_B_D2RN	11 72
72 11 NC_SATA_B_D2RP	== TRUE TRUE	11 72 NC_SATA_B_D2RP	11 72
72 11 NC_SATA_B_R2D_CN	== TRUE TRUE	11 72 NC_SATA_B_R2D_CN	11 72
72 11 NC_SATA_B_R2D_CP	== TRUE TRUE	11 72 NC_SATA_B_R2D_CP	11 72
72 11 NC_SATA_ODD_D2RN	== TRUE TRUE	11 72 NC_SATA_ODD_D2RN	11 72
72 11 NC_SATA_ODD_D2RP	== TRUE TRUE	11 72 NC_SATA_ODD_D2RP	11 72
72 11 NC_SATA_ODD_R2D_CN	== TRUE TRUE	11 72 NC_SATA_ODD_R2D_CN	11 72
72 11 NC_SATA_ODD_R2D_CP	== TRUE TRUE	11 72 NC_SATA_ODD_R2D_CP	11 72
72 11 NC_SATA_D_D2RN	== TRUE TRUE	11 72 NC_SATA_D_D2RN	11 72
72 11 NC_SATA_D_D2RP	== TRUE TRUE	11 72 NC_SATA_D_D2RP	11 72
72 11 NC_SATA_D_R2D_CN	== TRUE TRUE	11 72 NC_SATA_D_R2D_CN	11 72
72 11 NC_SATA_D_R2D_CP	== TRUE TRUE	11 72 NC_SATA_D_R2D_CP	11 72
72 11 NC_SATA_F_D2RN	== TRUE TRUE	11 72 NC_SATA_F_D2RN	11 72
72 11 NC_SATA_F_D2RP	== TRUE TRUE	11 72 NC_SATA_F_D2RP	11 72
72 11 NC_SATA_F_R2D_CN	== TRUE TRUE	11 72 NC_SATA_F_R2D_CN	11 72
72 11 NC_SATA_F_R2D_CP	== TRUE TRUE	11 72 NC_SATA_F_R2D_CP	11 72

72 13 NC_USB_EXTCN	== TRUE TRUE	13 72 NC_USB_EXTCN	13 72
72 13 NC_USB_EXTCP	== TRUE TRUE	13 72 NC_USB_EXTCP	13 72
72 13 NC_USB_SDN	== TRUE TRUE	13 72 NC_USB_SDN	13 72
72 13 NC_USB_SDP	== TRUE TRUE	13 72 NC_USB_SDP	13 72
72 13 NC_USB_WLANN	== TRUE TRUE	13 72 NC_USB_WLANN	13 72
72 13 NC_USB_WLANP	== TRUE TRUE	13 72 NC_USB_WLANP	13 72
72 13 NC_USB_6N	== TRUE TRUE	13 72 NC_USB_6N	13 72
72 13 NC_USB_6P	== TRUE TRUE	13 72 NC_USB_6P	13 72
72 13 NC_USB_7N	== TRUE TRUE	13 72 NC_USB_7N	13 72
72 13 NC_USB_7P	== TRUE TRUE	13 72 NC_USB_7P	13 72
72 13 NC_USB_EXTDN	== TRUE TRUE	13 72 NC_USB_EXTDN	13 72
72 13 NC_USB_EXTDP	== TRUE TRUE	13 72 NC_USB_EXTDP	13 72
72 13 NC_USB_PSOEN	== TRUE TRUE	13 72 NC_USB_PSOEN	13 72
72 13 NC_USB_PSOCP	== TRUE TRUE	13 72 NC_USB_PSOCP	13 72
72 13 NC_USB_IRN	== TRUE TRUE	13 72 NC_USB_IRN	13 72
72 13 NC_USB_IRP	== TRUE TRUE	13 72 NC_USB_IRP	13 72

72 11 NC_ITPXDP_CLK100MN	== TRUE TRUE	11 72 NC_ITPXDP_CLK100MN	11 72
72 11 NC_ITPXDP_CLK100MP	== TRUE TRUE	11 72 NC_ITPXDP_CLK100MP	11 72
72 11 NC_PCI_PME_L	== TRUE TRUE	11 72 NC_PCI_PME_L	11 72
72 11 NC_PCI_CLK33M_OUT2	== TRUE TRUE	11 72 NC_PCI_CLK33M_OUT2	11 72
72 11 NC_PCI_CLK33M_OUT3	== TRUE TRUE	11 72 NC_PCI_CLK33M_OUT3	11 72
72 11 NC_HDA_SDIN1	== TRUE TRUE	11 72 NC_HDA_SDIN1	11 72
72 11 NC_HDA_SDIN2	== TRUE TRUE	11 72 NC_HDA_SDIN2	11 72
72 11 NC_HDA_SDIN3	== TRUE TRUE	11 72 NC_HDA_SDIN3	11 72
72 13 NC_LPC_DREQ0_L	== TRUE TRUE	13 72 NC_LPC_DREQ0_L	13 72
72 13 NC_CLINK_CLK	== TRUE TRUE	13 72 NC_CLINK_CLK	13 72
72 13 NC_CLINK_DATA	== TRUE TRUE	13 72 NC_CLINK_DATA	13 72
72 13 NC_CLINK_RESET_L	== TRUE TRUE	13 72 NC_CLINK_RESET_L	13 72

72 NC_USB_S MCP	== TRUE TRUE	72 NC_USB_S MCP	72
72 NC_USB_S M C N	== TRUE TRUE	72 NC_USB_S M C N	72

72 NC_SMC_INTERFACE_2	== TRUE TRUE	72 NC_SMC_INTERFACE_2	72
-----------------------	--------------	-----------------------	----

72 28 NC_TBT_XTAL25OUT	== TRUE TRUE	28 72 NC_TBT_XTAL25OUT	28 72
TP_DP_TBTSRC_ML_CP<3..0>	== TRUE TRUE	NC_DP_TBTSRC_ML_CP<3..0>	28
TP_DP_TBTSRC_ML_CN<3..0>	== TRUE TRUE	NC_DP_TBTSRC_ML_CN<3..0>	28
NC_DP_TBTSRC_AUXCH_CP	== TRUE TRUE	NC_DP_TBTSRC_AUXCH_CP	28 72
NC_DP_TBTSRC_AUXCH_CN	== TRUE TRUE	NC_DP_TBTSRC_AUXCH_CN	28 72

72 12 NC_DP_IG_D_AUXCHN	== TRUE TRUE	12 72 NC_DP_IG_D_AUXCHN	12 72
72 12 NC_DP_IG_D_AUXCHP	== TRUE TRUE	12 72 NC_DP_IG_D_AUXCHP	12 72

72 11 NC_PCIE_CLK100M_GPUN	== TRUE TRUE	11 72 NC_PCIE_CLK100M_GPUN	11 72
72 11 NC_PCIE_CLK100M_GRPUP	== TRUE TRUE	11 72 NC_PCIE_CLK100M_GRPUP	11 72
72 11 NC_PCIE_CLK100M_PESN	== TRUE TRUE	11 72 NC_PCIE_CLK100M_PESN	11 72
72 11 NC_PCIE_CLK100M_PESP	== TRUE TRUE	11 72 NC_PCIE_CLK100M_PESP	11 72
72 11 NC_PCIE_CLK100M_ENETSDN	== TRUE TRUE	11 72 NC_PCIE_CLK100M_ENETSDN	11 72
72 11 NC_PCIE_CLK100M_ENETSDP	== TRUE TRUE	11 72 NC_PCIE_CLK100M_ENETSDP	11 72
72 11 NC_PCIE_CLK100M_ENETN	== TRUE TRUE	11 72 NC_PCIE_CLK100M_ENETN	11 72
72 11 NC_PCIE_CLK100M_ENETP	== TRUE TRUE	11 72 NC_PCIE_CLK100M_ENETP	11 72
72 11 NC_PCIE_CLK100M_PEGBN	== TRUE TRUE	11 72 NC_PCIE_CLK100M_PEGBN	11 72
72 11 NC_PCIE_CLK100M_PEGBP	== TRUE TRUE	11 72 NC_PCIE_CLK100M_PEGBP	11 72
72 11 NC_PCIE_CLK100M_SWN	== TRUE TRUE	11 72 NC_PCIE_CLK100M_SWN	11 72
72 11 NC_PCIE_CLK100M_SWP	== TRUE TRUE	11 72 NC_PCIE_CLK100M_SWP	11 72
72 11 NC_PCH_GPIO64_CLKOUTFLEX0	== TRUE TRUE	11 72 NC_PCH_GPIO64_CLKOUTFLEX0	11 72
72 11 NC_PCH_GPIO65_CLKOUTFLEX1	== TRUE TRUE	11 72 NC_PCH_GPIO65_CLKOUTFLEX1	11 72
72 11 NC_PCH_GPIO66_CLKOUTFLEX2	== TRUE TRUE	11 72 NC_PCH_GPIO66_CLKOUTFLEX2	11 72
72 11 NC_PCH_GPIO67_CLKOUTFLEX3	== TRUE TRUE	11 72 NC_PCH_GPIO67_CLKOUTFLEX3	11 72

72 13 NC_USB_4N	== TRUE TRUE	13 72 NC_USB_4N	13 72
72 13 NC_USB_4P	== TRUE TRUE	13 72 NC_USB_4P	13 72

TRUE	PCIE_TBT_R2D_P<3..0>	28 74
TRUE	PCIE_TBT_R2D_N<3..0>	28 74
TRUE	PCIE_TBT_D2R_C_P<3..0>	28 74
TRUE	PCIE_TBT_D2R_C_N<3..0>	28 74
TRUE	DMI_S2N_P<3..1>	5 12 74
TRUE	DMI_S2N_N<3..1>	5 12 74
TRUE	DMI_N2S_P<3..1>	5 12 74
TRUE	DMI_N2S_N<3..1>	5 12 74

72 11 28	TBT_A_R2D_C_P<1>	BEAD-PROBE	BPA535	NO_XNET_CONNECTION=TRUE
72 11 28	TBT_A_D2R_P<1>	BEAD-PROBE	BPA531	NO_XNET_CONNECTION=TRUE
72 11 28	TBT_A_D2R_N<1>	BEAD-PROBE	BPA532	NO_XNET_CONNECTION=TRUE

SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
<b>NC &amp; No Test</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	105 OF 118
		SHEET	72 OF 81

J15 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS			BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM			NO_TYPE, BGA, P65BGA			MM	16.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=45_OHM_SE	=45_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.095 MM	0.095 MM			
50_OHM_SE	*	Y	0.066 MM	0.066 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.116 MM	0.116 MM			
45_OHM_SE	*	Y	0.083 MM	0.083 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.145 MM	0.095 MM			
40_OHM_SE	*	Y	0.102 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
37_OHM_SE	*	Y	0.118 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.265 MM	0.095 MM			
27P4_OHM_SE	*	Y	0.186 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.105 MM	0.105 MM		0.120 MM	0.120 MM
72_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.105 MM		0.120 MM	0.120 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.146 MM	0.146 MM		0.120 MM	0.120 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.092 MM	0.092 MM		0.120 MM	0.120 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.092 MM	0.092 MM		0.120 MM	0.120 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.125 MM		0.155 MM	0.155 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.080 MM	0.080 MM		0.120 MM	0.120 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.080 MM	0.080 MM		0.120 MM	0.120 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.105 MM	0.105 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.078 MM	0.078 MM		0.200 MM	0.200 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.078 MM	0.078 MM		0.200 MM	0.200 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.101 MM	0.101 MM		0.180 MM	0.180 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	P072_SPACE
*	*	P65BGA	P075_SPACE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	0.1 MM	?
BGA_P2MM	*	0.2 MM	?
P072_SPACE	*	0.071 MM	?
P075_SPACE	*	0.075 MM	?

Stackup-Defined Spacing Rules

Note: Outer dielectric is 0.058 mm nominal, Inner dielectric is 0.053 mm nominal.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.1 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1X_DIELECTRIC	TOP, BOTTOM	0.058 MM	?
1X_DIELECTRIC	ISL3, ISL4, ISL9, ISL10	0.053 MM	?
1X_DIELECTRIC	ISL5, ISL6, ISL7, ISL8, ISL11	0.101 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
P65_BGA	*	Y	0.071MM	0.071MM		0.075MM	0.126MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	P65BGA	P65_BGA

SYNC MASTER=SIDLE J45		SYNC DATE=12/10/2012	
PCB Rule Definitions			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	110 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	73 OF 81
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU 50S	*	=50 OHM SE	=50 OHM SE	=50 OHM SE	=50 OHM SE	=STANDARD	=STANDARD
CPU 45S	*	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE	=STANDARD	=STANDARD
CPU 27P4S	*	=27P4 OHM SE	=27P4 OHM SE	=27P4 OHM SE	=27P4 OHM SE	7 MIL	7 MIL
CPU 85D	*	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU AGTL	*	=STANDARD	?	CPU AGTL	TOP,BOTTOM	=2x DIELECTRIC	?
CPU 8MIL	*	8 MIL	?	CPU VID	*	0.457 MM	?
CPU COMP	*	20 MIL	?	CPU VREF	*	12 MIL	?
CPU ITP	*	=2 1 SPACING	?				
CPU VCCSENSE	*	25 MIL	?				

Most CPU signals with impedance requirements are 50-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: IVB PLATFORM DG, Tables 205-207

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DMI_2SAME	*	=3X_DIELECTRIC	?	DMI_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
DMI_TXRX	*	=6X_DIELECTRIC	?	DMI_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
DMICKL2N2S	*	=6X_DIELECTRIC	?	DMICKL2N2S	TOP,BOTTOM	=10X_DIELECTRIC	?
DMICKL2S2N	*	=3X_DIELECTRIC	?	DMICKL2S2N	TOP,BOTTOM	=6X_DIELECTRIC	?
DMICKL2OTHER	*	=4X_DIELECTRIC	?	DMICKL2OTHER	TOP,BOTTOM	=4X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DMI_*	=SAME	*	DMI_2SAME
DMI_N2S	DMI_S2N	*	DMI_TXRX
DMI_S2N	DMI_N2S	*	DMI_TXRX
CLK_DMI	DMI_N2S	*	DMICKL2N2S
CLK_DMI	DMI_S2N	*	DMICKL2S2N
CLK_DMI	*	*	DMICKL2OTHER

PEG - SSD & TBT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PEG 80D	*	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PEG 2SAME	*	=3X DIELECTRIC	?	PEG 2SAME	TOP,BOTTOM	=4X DIELECTRIC	?
PEG TXRX	*	=6X DIELECTRIC	?	PEG TXRX	TOP,BOTTOM	=10X DIELECTRIC	?
PEG 2OTHER	*	=4X DIELECTRIC	?	PEG 2OTHER	TOP,BOTTOM	=6X DIELECTRIC	?
PEG 2CLK	*	=7X DIELECTRIC	?	PEG 2CLK	TOP,BOTTOM	=10X DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PEG_*	=SAME	*	PEG_2SAME
PEG_R2D	PEG_D2R	*	PEG_TXRX
PEG_*	*	*	PEG_2OTHER
PEG_*	CLK_*	*	PEG_2CLK

DIGITAL VIDEO SIGNAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP 85D	*	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP 2SAME	*	=3x DIELECTRIC	?	DP 2SAME	TOP,BOTTOM	=4x DIELECTRIC	?
DP 2OTHER	*	=4x DIELECTRIC	?	DP 2OTHER	TOP,BOTTOM	=6x DIELECTRIC	?
HDMICKL 2CLK	*	=7x DIELECTRIC	?	HDMICKL 2CLK	TOP,BOTTOM	=10x DIELECTRIC	?
HDMICKL 2DP	*	=4x DIELECTRIC	?	HDMICKL 2DP	TOP,BOTTOM	=6x DIELECTRIC	?
HDMICKL 2OTHER	*	=7x DIELECTRIC	?	HDMICKL 2OTHER	TOP,BOTTOM	=10x DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DISPLAYPORT	=SAME	*	DP_2SAME
DISPLAYPORT	*	*	DP_2OTHER
HDMI_CLK	CLK_*	*	HDMICKL_2CLK
HDMI_CLK	DISPLAYPORT	*	HDMICKL_2DP
HDMI_CLK	*	*	HDMICKL_2OTHER

DisplayPort/TMS intra pair matching should be 0.127mm Inter pair matching should be within 2.54cm Max Length 241.3mm  
 DisplayPort AUX CH intra pair matching should be 0.127mm Max length 330.2mm  
 SOURCE: Calpella SFF DG Rev 1.5 (407364) and Family GPU DG 04202.001 v04  
 MAX LENGTH OF DISPLAYPORT/TMS TRACES 13 INCHES

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
DMIS2N	CPU_85D	DMIS2N	DMI_S2N_P<3:0>	5 12 72
DMIS2N	CPU_85D	DMIS2N	DMI_S2N_N<3:0>	5 12 72
DMIN2S	CPU_85D	DMIN2S	DMI_N2S_P<3:0>	5 12 72
DMIN2S	CPU_85D	DMIN2S	DMI_N2S_N<3:0>	5 12 72
FDI_INT	CPU_50S	CPU_AGTL	FDI_INT	5 12
FDI_CSVC	CPU_50S	CPU_AGTL	FDI_CSVC	5 12
DMI_CLK	CPU_85D	CLK_DMI	DMI_CLK100M_CPU_P	6 11
DMI_CLK	CPU_85D	CLK_DMI	DMI_CLK100M_CPU_N	6 11
CPU_CLK135_PLL	CPU_85D	CLK_ECIE	CPU_CLK135M_DPLLREF_N	6 11
CPU_CLK135_PLL	CPU_85D	CLK_ECIE	CPU_CLK135M_DPLLREF_P	6 11
CPU_CLK135_PLL	CPU_85D	CLK_ECIE	CPU_CLK135M_DPLLSS_N	6 11
CPU_CLK135_PLL	CPU_85D	CLK_ECIE	CPU_CLK135M_DPLLSS_P	6 11
CPU_EDP_COMP	CPU_27P4S	CPU_COMP	CPU_EDP_RCOMP	5
CPU_PEG_COMP	CPU_27P4S	CPU_COMP	CPU_PEG_RCOMP	5
CPU_CFG	CPU_45S	CPU_ITP	CPU_CFG<19..0>	6 18 71
XDP_CLK_BCH	CLK_ECIE_85D	CLK_ECIE	NC_ITPXDP_CLK100MP	11 72
XDP_CLK_BCH	CLK_ECIE_85D	CLK_ECIE	NC_ITPXDP_CLK100MN	11 72
XDP_TDI	CPU_45S	CPU_ITP	XDP_CPU_TDI	6 18 71
XDP_TDO	CPU_45S	CPU_ITP	XDP_CPU_TDO	6 18 71
XDP_TMS	CPU_45S	CPU_ITP	XDP_CPU_TMS	6 18 71
XDP_TCK	CPU_45S	CPU_ITP	XDP_CPU_TCK	6 18 71
XDP_TRST_L	CPU_45S	CPU_ITP	XDP_CRUPCH_TRST_L	6 18 71
XDP_BPM	CPU_45S	CPU_ITP	XDP_BPM_L<3..0>	6 18
XDP_BPM_L	CPU_45S	CPU_ITP	XDP_BPM_L<7..4>	6 18
XDP_DBRESET_L	CPU_45S	CPU_ITP	XDP_DBRESET_L	6 18 19
XDP_PRDY_L	CPU_45S	CPU_ITP	XDP_CPU_PRDY_L	6 18 71
XDP_PREQ_L	CPU_45S	CPU_ITP	XDP_CPU_PREQ_L	6 18 71
CPU_CATERR_L	CPU_45S	CPU_AGTL	CPU_CATERR_L	6 41
CPU_PECI	CPU_45S	CPU_VID	CPU_PECI	6 14 42
CPU_PROCHOT_L	CPU_45S	CPU_AGTL	CPU_PROCHOT_L	6 41 42 58
CPU_PWRGD	CPU_45S	CPU_AGTL	CPU_PWRGD	6 14 18
PM_THRMTRIP_L	CPU_45S	CPU_AGTL	PM_THRMTRIP_L	6 14 42
PM_MEM_PWRGD	CPU_45S	CPU_AGTL	PM_MEM_PWRGD	6 12 21
PM_SYNC	CPU_45S	CPU_AGTL	PM_SYNC	6 12
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<2..0>	6 18
CPU_VID	CPU_45S	CPU_VID	CPU_VIDSOUT	6 58
CPU_VID	CPU_45S	CPU_VID	CPU_VIDSLK	6 58
CPU_VID	CPU_45S	CPU_VID	CPU_VIDALERT_L	6 58
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_P	6 58
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_N	6 58
CPU_MEM_VREF	CPU_VREF	CPU_VREF	CPU_DIMMA_VREFDQ	7 22
CPU_MEM_VREF	CPU_VREF	CPU_VREF	CPU_DIMMB_VREFDQ	7 22
CPU_MEM_VREF	MEM_PWR	MEM_PWR	PP0V75_S3_MEM_VREFDQ_A	22 23 24 70 77
CPU_MEM_VREF	MEM_PWR	MEM_PWR	PP0V75_S3_MEM_VREFDQ_B	22 23 24 70 77
CPU_MEM_VREF	MEM_PWR	MEM_PWR	PP0V75_S3_MEM_VREFCA_A	22 23 24 70 77
CPU_MEM_VREF	MEM_PWR	MEM_PWR	PP0V75_S3_MEM_VREFCA_B	22 23 24 70 77
PEG_D2R_TBT	CPU_85D	PEG_D2R	PCIE_TBT_D2R_P<3..0>	5 28 70
PEG_D2R_TBT	CPU_85D	PEG_D2R	PCIE_TBT_D2R_N<3..0>	5 28 70
PEG_R2D_TBT	CPU_85D	PEG_R2D	PCIE_TBT_R2D_C_P<3..0>	28 72
PEG_R2D_TBT	CPU_85D	PEG_R2D	PCIE_TBT_R2D_C_N<3..0>	28 72
PEG_R2D_TBT	CPU_85D	PEG_R2D	PCIE_TBT_R2D_P<3..0>	28 72
PEG_R2D_TBT	CPU_85D	PEG_R2D	PCIE_TBT_R2D_C_P<3..0>	5 28 70
PEG_R2D_TBT	CPU_85D	PEG_R2D	PCIE_TBT_R2D_C_N<3..0>	5 28 70

DP AUX NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP_INT_ML_C_P<3..0>	5 67 70
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP_INT_ML_C_N<3..0>	5 67 70
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP_INT_ML_P<3..0>	67 71 74
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP_INT_ML_N<3..0>	67 71 74
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP_INT_ML_F_P<3..0>	67
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP_INT_ML_F_N<3..0>	67
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP_INT_ML_P<3..0>	67 71 74
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP_INT_ML_N<3..0>	67 71 74
DP_INT_IG_AUX	DP_85D	DISPLAYPORT	DP_INT_AUXCH_C_P	5 67 70
DP_INT_IG_AUX	DP_85D	DISPLAYPORT	DP_INT_AUXCH_C_N	5 67 70
DP_INT_IG_AUX	DP_85D	DISPLAYPORT	DP_INT_AUX_P	67 71
DP_INT_IG_AUX	DP_85D	DISPLAYPORT	DP_INT_AUX_N	67 71

DP / HDMI NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
HDMI_DATA	DP_85D	DISPLAYPORT	HDMI_DATA_P<2..0>	68 70 71
HDMI_DATA	DP_85D	DISPLAYPORT	HDMI_DATA_N<2..0>	68 70 71
HDMI_CLK	DP_85D	HDMI_CLK	HDMI_CLK_P	5 68 70 71
HDMI_CLK	DP_85D	HDMI_CLK	HDMI_CLK_N	5 68 70 71
DP_TBT_ML0	DP_85D	DISPLAYPORT	DP_TBTSNK0_ML_C_P<3..0>	5 28 70
DP_TBT_ML0	DP_85D	DISPLAYPORT	DP_TBTSNK0_ML_C_N<3..0>	5 28 70
DP_TBT_ML0	DP_85D	DISPLAYPORT	DP_TBTSNK0_ML_P<3..0>	28
DP_TBT_ML0	DP_85D	DISPLAYPORT	DP_TBTSNK0_ML_N<3..0>	28
DP_TBT_ML1	DP_85D	DISPLAYPORT	DP_TBTSNK1_ML_C_P<3..0>	5 28 70
DP_TBT_ML1	DP_85D	DISPLAYPORT	DP_TBTSNK1_ML_C_N<3..0>	5 28 70
DP_TBT_ML1	DP_85D	DISPLAYPORT	DP_TBTSNK1_ML_P<3..0>	28
DP_TBT_ML1	DP_85D	DISPLAYPORT	DP_TBTSNK1_ML_N<3..0>	28
TBTSNK0_AUXCH	DP_85D	DP_85D	DP_TBTSNK0_AUXCH_P	28
TBTSNK0_AUXCH	DP_85D	DP_85D	DP_TBTSNK0_AUXCH_N	28
TBTSNK0_AUXCH	DP_85D	DP_85D	DP_TBTSNK0_AUXCH_C_P	12 28 70
TBTSNK0_AUXCH	DP_85D	DP_85D	DP_TBTSNK0_AUXCH_C_N	12 28 70
TBTSNK1_AUXCH	DP_85D	DP_85D	DP_TBTSNK1_AUXCH_P	28
TBTSNK1_AUXCH	DP_85D	DP_85D	DP_TBTSNK1_AUXCH_N	28
TBTSNK1_AUXCH	DP_85D	DP_85D	DP_TBTSNK1_AUXCH_C_P	12 28 70
TBTSNK1_AUXCH	DP_85D	DP_85D	DP_TBTSNK1_AUXCH_C_N	12 28 70

SYNC MASTER=SIDLE J45 SYNC DATE=12/10/2012

CPU Constraints	
Apple Inc.	DRAWING NUMBER <SCH_NUM> D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION <E4LABEL> BRANCH <BRANCH> PAGE 111 OF 118 SHEET 74 OF 81

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_85D	*	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF
SATA_37SE	*	=37 OHM SE	=37 OHM SE	=37 OHM SE	=37 OHM SE	=37 OHM SE	=37 OHM SE
SATA_45SE	*	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_2SAME	*	=3X DIELECTRIC	?	SATA_2SAME	TOP BOTTOM	=4X DIELECTRIC	?
SATA_TXRX	*	=6X DIELECTRIC	?	SATA_TXRX	TOP BOTTOM	=10X DIELECTRIC	?
SATA_2OTHER	*	=4X DIELECTRIC	?	SATA_2OTHER	TOP BOTTOM	=6X DIELECTRIC	?
SATA_RCOMP	*	=6X DIELECTRIC	?	SATA_RCOMP	TOP BOTTOM	=10X DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SATA_*	=SAME	*	SATA_2SAME
SATA_R2D	SATA_D2R	*	SATA_TXRX
SATA_*	*	*	SATA_2OTHER

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=4X DIELECTRIC	?	USB	TOP BOTTOM	=6X DIELECTRIC	?
USB_RBIAS	*	=6X DIELECTRIC	?	USB_RBIAS	TOP BOTTOM	=10X DIELECTRIC	?
BT_WAKE	*	=4X DIELECTRIC	?	BT_WAKE	TOP BOTTOM	=6X DIELECTRIC	?

USB 3.0 INTERFACE CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB3_85D	*	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_2SAME	*	=3X DIELECTRIC	?	USB3_2SAME	TOP BOTTOM	=4X DIELECTRIC	?
USB3_TXRX	*	=6X DIELECTRIC	?	USB3_TXRX	TOP BOTTOM	=10X DIELECTRIC	?
USB3_2OTHER	*	=4X DIELECTRIC	?	USB3_2OTHER	TOP BOTTOM	=6X DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB3_*	=SAME	*	USB3_2SAME
USB3_R2D	USB3_D2R	*	USB3_TXRX
USB3_*	*	*	USB3_2OTHER

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_25M_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=4X_DIELECTRIC	?
CLK_25M	*	=5X_DIELECTRIC	?

NOTE: 25MHz system clocks very sensitive to noise.  
NOTE: Latest Intel DG calls out 50ohms SE for sys clocks

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE			
	PHYSICAL	SPACING		
NC_SATA_A_R2D_CP	SATA_85D	SATA_R2D	NC_SATA_A_R2D_CP	11 72
NC_SATA_A_R2D_CN	SATA_85D	SATA_R2D	NC_SATA_A_R2D_CN	11 72
NC_SATA_A_D2RP	SATA_85D	SATA_D2R	NC_SATA_A_D2RP	11 72
NC_SATA_A_D2RN	SATA_85D	SATA_D2R	NC_SATA_A_D2RN	11 72
NC_SATA_B_R2D_CP	SATA_85D	SATA_R2D	NC_SATA_B_R2D_CP	11 72
NC_SATA_B_R2D_CN	SATA_85D	SATA_R2D	NC_SATA_B_R2D_CN	11 72
NC_SATA_B_D2RP	SATA_85D	SATA_D2R	NC_SATA_B_D2RP	11 72
NC_SATA_B_D2RN	SATA_85D	SATA_D2R	NC_SATA_B_D2RN	11 72
PCH_SATA_RCOMP	SATA_45SE	SATA_RCOMP	PCH_SATA_RCOMP	11
USB_EXTA_P	USB_85D	USB	USB_EXTA_P	13 38
USB_EXTA_N	USB_85D	USB	USB_EXTA_N	13 38
USB_EXTA_MUXED_P	USB_85D	USB	USB_EXTA_MUXED_P	38
USB_EXTA_MUXED_N	USB_85D	USB	USB_EXTA_MUXED_N	38
USB_LT1_P	USB_85D	USB	USB_LT1_P	38
USB_LT1_N	USB_85D	USB	USB_LT1_N	38
NC_USB_EXTCP	USB_85D	USB	NC_USB_EXTCP	13 72
NC_USB_EXTCN	USB_85D	USB	NC_USB_EXTCN	13 72
NC_USB_SDP	USB_85D	USB	NC_USB_SDP	13 72
NC_USB_SDN	USB_85D	USB	NC_USB_SDN	13 72
SMC_DEBUGPRT_RX_L	CPU_45S	CPU_ITP	SMC_DEBUGPRT_RX_L	38 41 42
SMC_DEBUGPRT_TX_L	CPU_45S	CPU_ITP	SMC_DEBUGPRT_TX_L	38 41 42
NC_USB_SMC_P	USB_85D	USB	NC_USB_SMC_P	72
NC_USB_SMCN	USB_85D	USB	NC_USB_SMCN	72
NC_USB_6P	USB_85D	USB	NC_USB_6P	13 72
NC_USB_6N	USB_85D	USB	NC_USB_6N	13 72
NC_USB_7P	USB_85D	USB	NC_USB_7P	13 72
NC_USB_7N	USB_85D	USB	NC_USB_7N	13 72
USB_EXTB_P	USB_85D	USB	USB_EXTB_P	13 68 71
USB_EXTB_N	USB_85D	USB	USB_EXTB_N	13 68 71
NC_USB_EXTRP	USB_85D	USB	NC_USB_EXTRP	13 72
NC_USB_EXTRN	USB_85D	USB	NC_USB_EXTRN	13 72
USB_BT_P	USB_85D	USB	USB_BT_P	13 34
USB_BT_N	USB_85D	USB	USB_BT_N	13 34
USB_BT_CONN_P	USB_85D	USB	USB_BT_CONN_P	34 71
USB_BT_CONN_N	USB_85D	USB	USB_BT_CONN_N	34 71
NC_USB_IRP	USB_85D	USB	NC_USB_IRP	13 72
NC_USB_IRN	USB_85D	USB	NC_USB_IRN	13 72
USB_TPAD_P	USB_85D	USB	USB_TPAD_P	13 39
USB_TPAD_N	USB_85D	USB	USB_TPAD_N	13 39
USB_TPAD_R_P	USB_85D	USB	USB_TPAD_R_P	39
USB_TPAD_R_N	USB_85D	USB	USB_TPAD_R_N	39
PCH_USB_RBIAS	PCH_USB_RBIAS	USB_RBIAS	PCH_USB_RBIAS	13
USB3_EXTA_D2R_P	USB_85D	USB3_D2R	USB3_EXTA_D2R_P	13 38
USB3_EXTA_D2R_N	USB_85D	USB3_D2R	USB3_EXTA_D2R_N	13 38
USB3_EXTA_D2R_C_P	USB_85D	USB3_D2R	USB3_EXTA_D2R_C_P	13 38
USB3_EXTA_D2R_C_N	USB_85D	USB3_D2R	USB3_EXTA_D2R_C_N	13 38
USB3_EXTA_R2D_P	USB_85D	USB3_R2D	USB3_EXTA_R2D_P	38
USB3_EXTA_R2D_N	USB_85D	USB3_R2D	USB3_EXTA_R2D_N	38
USB3_EXTA_R2D_C_P	USB_85D	USB3_R2D	USB3_EXTA_R2D_C_P	13 38
USB3_EXTA_R2D_C_N	USB_85D	USB3_R2D	USB3_EXTA_R2D_C_N	13 38
USB3_EXTB_D2R_P	USB_85D	USB3_D2R	USB3_EXTB_D2R_P	13 68 71
USB3_EXTB_D2R_N	USB_85D	USB3_D2R	USB3_EXTB_D2R_N	13 68 71
USB3_EXTB_D2R_C_P	USB_85D	USB3_D2R	USB3_EXTB_D2R_C_P	13 68 71
USB3_EXTB_D2R_C_N	USB_85D	USB3_D2R	USB3_EXTB_D2R_C_N	13 68 71
USB3_EXTR_R2D_P	USB_85D	USB3_R2D	USB3_EXTR_R2D_P	68 71
USB3_EXTR_R2D_N	USB_85D	USB3_R2D	USB3_EXTR_R2D_N	68 71
USB3_EXTR_R2D_C_P	USB_85D	USB3_R2D	USB3_EXTR_R2D_C_P	13 68
USB3_EXTR_R2D_C_N	USB_85D	USB3_R2D	USB3_EXTR_R2D_C_N	13 68
NC_USB3_EXTC_D2RP	USB_85D	USB3_D2R	NC_USB3_EXTC_D2RP	13 72
NC_USB3_EXTC_D2RN	USB_85D	USB3_D2R	NC_USB3_EXTC_D2RN	13 72
NC_USB3_EXTC_R2D_CP	USB_85D	USB3_R2D	NC_USB3_EXTC_R2D_CP	13 72
NC_USB3_EXTC_R2D_CN	USB_85D	USB3_R2D	NC_USB3_EXTC_R2D_CN	13 72
NC_USB3_EXTD_D2RP	USB_85D	USB3_D2R	NC_USB3_EXTD_D2RP	13 72
NC_USB3_EXTD_D2RN	USB_85D	USB3_D2R	NC_USB3_EXTD_D2RN	13 72
NC_USB3_EXTD_R2D_CP	USB_85D	USB3_R2D	NC_USB3_EXTD_R2D_CP	13 72
NC_USB3_EXTD_R2D_CN	USB_85D	USB3_R2D	NC_USB3_EXTD_R2D_CN	13 72

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE			
	PHYSICAL	SPACING		
SYSCLK_CLK32K_RTC	CLK_SLOW_45S	CLK_SLOW	SYSCLK_CLK32K_RTC	11 19
SYSCLK_CLK25M_SB	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_SB	11 19
SYSCLK_CLK25M_SB_R	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_SB_R	11
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_CAMERA	19 37
SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT	19 28
SYSCLK_CLK25M_TBT_R	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT_R	28

SYNC MASTER=SIDLE J45 SYNC DATE=12/10/2012

PCH Constraints 1

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
REVISION: <E4LABEL>  
BRANCH: <BRANCH>  
PAGE: 112 OF 118  
SHEET: 75 OF 81

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC 45S	*	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE	=STANDARD	=STANDARD
CLK LPC 45S	*	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK LPC	*	8 MIL	?

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB 45S	*	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA 45S	*	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x DIELECTRIC	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI 45S	*	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

PCH Single Net Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH 45S	*	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH SE	*	=2x DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH SE	TOP BOTTOM	=3x DIELECTRIC	?

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE 85D	*	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF
CLK PCIE 85D	*	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE 2SAME	*	=2x DIELECTRIC	?
PCIE TXRX	*	=6x DIELECTRIC	?
PCIE 2OTHER	*	=4x DIELECTRIC	?
PCIE 2CLK	*	=7x DIELECTRIC	?
PCIECLK 2OTHER	*	=7x DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE 2SAME	TOP BOTTOM	=4x DIELECTRIC	?
PCIE TXRX	TOP BOTTOM	=10x DIELECTRIC	?
PCIE 2OTHER	TOP BOTTOM	=6x DIELECTRIC	?
PCIE 2CLK	TOP BOTTOM	=10x DIELECTRIC	?
PCIECLK 2OTHER	TOP BOTTOM	=10x DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_*	=SAME	*	PCIE_2SAME
PCIE_R2D	PCIE_D2R	*	PCIE_TXRX
PCIE_*	*	*	PCIE_2OTHER
PCIE_*	CLK_*	*	PCIE_2CLK
CLK_PCIE	*	*	PCIECLK_2OTHER

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
LPC_AD	LPC_45S	LPC	LPC AD<3..0>	13 41 50 71
LPC_FRAME_L	LPC_45S	LPC	LPC FRAME L	13 41 50 71
LPC_RESET_L	LPC_45S	LPC	LPCPLUS RESET L	20 50 71
SMBUS_PCH_CLK	SMB_45S	SMB	SMBUS PCH CLK	13 18 22 44 63 68 71
SMBUS_PCH_DATA	SMB_45S	SMB	SMBUS PCH DATA	13 18 22 44 63 68 71
SMBUS_PCH_0_CLK	SMB_45S	SMB	SML PCH 0 CLK	13 44
SMBUS_PCH_0_DATA	SMB_45S	SMB	SML PCH 0 DATA	13 44
SMBUS_PCH_1_CLK	SMB_45S	SMB	SML PCH 1 CLK	13 44
SMBUS_PCH_1_DATA	SMB_45S	SMB	SML PCH 1 DATA	13 44
HDA_BIT_CLK	HDA_45S	HDA	HDA BIT CLK	11 52
HDA_BIT_CLK_R	HDA_45S	HDA	HDA BIT CLK R	11
HDA_SYNC	HDA_45S	HDA	HDA SYNC	11 52
HDA_SYNC_R	HDA_45S	HDA	HDA SYNC R	11
HDA_RST_L	HDA_45S	HDA	HDA RST L	11 52
HDA_RST_R	HDA_45S	HDA	HDA RST R	11 52
HDA_SDIN0	HDA_45S	HDA	HDA SDIN0	11 52
HDA_SDIN0_R	HDA_45S	HDA	CS4208 HDA SDOUT0 R	52
HDA_SDOUT	HDA_45S	HDA	HDA SDOUT	11 52
HDA_SDOUT_R	HDA_45S	HDA	HDA SDOUT R	11 19
SPT_CLK	SPT_45S	SPT	SPI CLK R	13 50
SPT_CLK	SPT_45S	SPT	SPI CLK	50
SPT_MOST	SPT_45S	SPT	SPI MOSI R	13 50
SPT_MISO	SPT_45S	SPT	SPI MOSI	50
SPT_MISO	SPT_45S	SPT	SPI MISO	13 50
SPT_CS0	SPT_45S	SPT	SPI CS0 R L	13 50
SPT_CS0	SPT_45S	SPT	SPI CS0 L	50
USB3_SD_R2D	USB3_85D	USB3_R2D	USB3 SD R2D C P	13 20 68 71
USB3_SD_R2D	USB3_85D	USB3_R2D	USB3 SD R2D C N	13 20 68 71
USB3_SD_D2R	USB3_85D	USB3_D2R	USB3 SD D2R P	13 20 68 71
USB3_SD_D2R	USB3_85D	USB3_D2R	USB3 SD D2R N	13 20 68 71
PCIE_AP_R2D	PCIE_85D	PCIE_R2D	PCIE AP R2D P	34 71
PCIE_AP_R2D	PCIE_85D	PCIE_R2D	PCIE AP R2D N	34 71
PCIE_AP_R2D	PCIE_85D	PCIE_R2D	PCIE AP R2D C P	13 34
PCIE_AP_R2D	PCIE_85D	PCIE_R2D	PCIE AP R2D C N	13 34
PCIE_AP_R2D	PCIE_85D	PCIE_R2D	PCIE AP R2D PI P	14
PCIE_AP_R2D	PCIE_85D	PCIE_R2D	PCIE AP R2D PI N	14
PCIE_AP_D2R	PCIE_85D	PCIE_D2R	PCIE AP D2R P	13 34
PCIE_AP_D2R	PCIE_85D	PCIE_D2R	PCIE AP D2R N	13 34
PCIE_AP_D2R	PCIE_85D	PCIE_D2R	PCIE AP D2R PI P	34 71
PCIE_AP_D2R	PCIE_85D	PCIE_D2R	PCIE AP D2R PI N	34 71
PCIE_CAMERA_R2D	PCIE_85D	PCIE_R2D	PCIE CAMERA R2D P	36 37
PCIE_CAMERA_R2D	PCIE_85D	PCIE_R2D	PCIE CAMERA R2D N	36 37
PCIE_CAMERA_R2D	PCIE_85D	PCIE_R2D	PCIE CAMERA R2D C P	13 37
PCIE_CAMERA_R2D	PCIE_85D	PCIE_R2D	PCIE CAMERA R2D C N	13 37
PCIE_CAMERA_D2R	PCIE_85D	PCIE_D2R	PCIE CAMERA D2R P	13 37
PCIE_CAMERA_D2R	PCIE_85D	PCIE_D2R	PCIE CAMERA D2R N	13 37
PCIE_CAMERA_D2R	PCIE_85D	PCIE_D2R	PCIE CAMERA D2R C P	36 37
PCIE_CAMERA_D2R	PCIE_85D	PCIE_D2R	PCIE CAMERA D2R C N	36 37
CLK_LPC_45S	CLK_LPC_45S	CLK_LPC	LPC CLK33M SMC R	11 19
CLK_LPC_45S	CLK_LPC_45S	CLK_LPC	LPC CLK33M SMC	19 41
CLK_LPC_45S	CLK_LPC_45S	CLK_LPC	LPC CLK33M LPCPLUS	19 50 71
CLK_LPC_45S	CLK_LPC_45S	CLK_LPC	LPC CLK33M LPCPLUS R	11 19
CLK_PCIE	CLK_PCIE	CLK_PCIE	PCH CLK33M PCIIN	11 19
CLK_PCIE	CLK_PCIE	CLK_PCIE	PCH CLK14P3M REFCLK	11
CLK_PCIE	CLK_PCIE	CLK_PCIE	PCH CLK33M PCIOUT	11 19
CLK_PCIE	CLK_PCIE	CLK_PCIE	PCIE CLK100M PCH P	11
CLK_PCIE	CLK_PCIE	CLK_PCIE	PCIE CLK100M PCH N	11
CLK_PCIE	CLK_PCIE	CLK_PCIE	PCIE CLK100M TBT P	11 28
CLK_PCIE	CLK_PCIE	CLK_PCIE	PCIE CLK100M TBT N	11 28
CLK_PCIE	CLK_PCIE	CLK_PCIE	PCH CLK96M DOT P	11
CLK_PCIE	CLK_PCIE	CLK_PCIE	PCH CLK96M DOT N	11
CLK_PCIE	CLK_PCIE	CLK_PCIE	PCH CLK100M SATA P	11
CLK_PCIE	CLK_PCIE	CLK_PCIE	PCH CLK100M SATA N	11
CLK_PCIE	CLK_PCIE	CLK_PCIE	PCIE CLK100M SD P	11
CLK_PCIE	CLK_PCIE	CLK_PCIE	PCIE CLK100M SD N	11
CLK_PCIE	CLK_PCIE	CLK_PCIE	PCIE CLK100M AP P	11 34
CLK_PCIE	CLK_PCIE	CLK_PCIE	PCIE CLK100M AP N	11 34
CLK_PCIE	CLK_PCIE	CLK_PCIE	PCIE CLK100M AP CONN P	34 71
CLK_PCIE	CLK_PCIE	CLK_PCIE	PCIE CLK100M AP CONN N	34 71
CLK_PCIE	CLK_PCIE	CLK_PCIE	PCIE CLK100M CAMERA P	11 37
CLK_PCIE	CLK_PCIE	CLK_PCIE	PCIE CLK100M CAMERA N	11 37
CLK_PCIE	CLK_PCIE	CLK_PCIE	PCIE CLK100M CAMERA C P	36 37
CLK_PCIE	CLK_PCIE	CLK_PCIE	PCIE CLK100M CAMERA C N	36 37
CLK_PCIE	CLK_PCIE	CLK_PCIE	PCIE CLK100M SSD P	11 38
CLK_PCIE	CLK_PCIE	CLK_PCIE	PCIE CLK100M SSD N	11 38

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
PCH_PM_NET	PCH_45S	PCH_SE	PCH INTRUDER L	11
PCH_PM_NET	PCH_45S	PCH_SE	PCH INTVRMEN L	11
PCH_PM_NET	PCH_45S	PCH_SE	PCH DSWVRMEN	12
PCH_PM_NET	PCH_45S	PCH_SE	PCH SRTRCRST L	11
PCH_PM_NET	PCH_45S	PCH_SE	PM RSMRST L	12 66 71
PCH_PM_NET	PCH_45S	PCH_SE	PM SYSRST L	12 19 41 71
PCH_PM_NET	PCH_45S	PCH_SE	PM PCH PWROK	12 19 71 76
PCH_PM_NET	PCH_45S	PCH_SE	PM PCH PWROK	12 19 71 76
PCH_PM_NET	PCH_45S	PCH_SE	PM DSW PWROK	12 41 71
PCH_PM_NET	PCH_45S	PCH_SE	PM PCH SYS PWROK	12 19 41 71
PCH_PM_NET	PCH_45S	PCH_SE	PM PWRBTN L	12 18 41
PCH_PM_NET	PCH_45S	PCH_SE	PM THRMTRIP L R	14 42
PCH_PCIE_WAKE	PCH_45S	PCH_SE	PCIE WAKE L	12 34 36 71
PCH_PCIE_WAKE	PCH_45S	PCH_SE	PCIE WAKE L	12 34 36 71
PCH_PCIE_WAKE	PCH_45S	PCH_SE	PCIE WAKE L	12 34 36 71
PCH_PCIE_WAKE	PCH_45S	PCH_SE	PCIE WAKE L	12 34 36 71
PCIE_D2R_SSD	PCIE_85D	PCIE_D2R	PCIE SSD D2R P<3..0>	13 35
PCIE_D2R_SSD	PCIE_85D	PCIE_D2R	PCIE SSD D2R N<3..0>	13 35
PCIE_R2D_SSD	PCIE_85D	PCIE_R2D	PCIE SSD R2D C P<3..0>	13 35
PCIE_R2D_SSD	PCIE_85D	PCIE_R2D	PCIE SSD R2D C N<3..0>	13 35
PCIE_R2D_SSD	PCIE_85D	PCIE_R2D	PCIE SSD R2D P<3..0>	35
PCIE_R2D_SSD	PCIE_85D	PCIE_R2D	PCIE SSD R2D N<3..0>	35

SYNC MASTER=SIDLE J45 SYNC DATE=12/10/2012

PCH Constraints 2

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER <SCH\_NUM> D  
REVISION <E4LABEL>  
BRANCH <BRANCH>  
PAGE 113 OF 118  
SHEET 76 OF 81

## Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_37S	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=STANDARD	=STANDARD
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

## Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	*	=2x_DIELECTRIC	?
MEM_DQS2OWNDATA	*	=2x_DIELECTRIC	?
MEM_CMD2CMD	*	=2x_DIELECTRIC	?
MEM_CMD2CTRL	*	=2x_DIELECTRIC	?
MEM_CTRL2CTRL	*	=2x_DIELECTRIC	?
MEM_CLK2CLK	*	=4x_DIELECTRIC	?
MEM_2OTHERMEM	*	=4x_DIELECTRIC	?
MEM_2PWR	*	=2x_DIELECTRIC	?
MEM_2GND	*	=2x_DIELECTRIC	?
MEM_2OTHER	*	=6x_DIELECTRIC	?

## Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	*	*	MEM_2OTHER
MEM_*_DQS_*	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CLK	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	=SAME	*	MEM_DATA2SELF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTRL	*	MEM_CMD2CTRL
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK
MEM_*	MEM_*	*	MEM_2OTHERMEM

### DDR3 (Memory Down):

DQ signals should be matched within 0.508mm of associated DQS pair  
DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.  
DQS to clock matching should be within [CLK-139.73mm] and [CLK-30.48mm].  
CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.508mm.  
CONTROL signals should be matched within [CLK-2.54mm] to [CLK+0mm] of CLK pairs.  
A/BA/CMD signals should be matched within [CLK-2.54mm] to [CLK+2.54mm] of CLK pairs.  
DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.  
Maximum length of any signal from die pad to first DRAM device is 139.7mm max, to last DRAM device is 194.31mm max.

SOURCE: Double checked with Doc#486985 Chief River SFF Platform DG: Memory Down  
SOURCE: Need to re-confirm CRW DG for memory down (Intel not yet provided)

### Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

### Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

## Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK0	MEM_72D	MEM_CLK	MEM A CLK P<0>	7 23 27
MEM_A_CLK0	MEM_72D	MEM_CLK	MEM A CLK N<0>	7 23 27
MEM_A_CLK1	MEM_72D	MEM_CLK	MEM A CLK P<1>	7 24 27
MEM_A_CLK1	MEM_72D	MEM_CLK	MEM A CLK N<1>	7 24 27
MEM_A_CNTRL0	MEM_40S	MEM_CTRL	MEM A CKE<0>	7 23 27
MEM_A_CNTRL1	MEM_40S	MEM_CTRL	MEM A CKE<1>	7 24 27
MEM_A_CNTRL0	MEM_40S	MEM_CTRL	MEM A CS L<0>	7 23 27
MEM_A_CNTRL1	MEM_40S	MEM_CTRL	MEM A CS L<1>	7 24 27
MEM_A_CNTRL0	MEM_40S	MEM_CTRL	MEM A ODT<0>	7 23 27
MEM_A_CNTRL1	MEM_40S	MEM_CTRL	MEM A ODT<1>	7 24 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A A<15..0>	7 23 24 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A BA<2..0>	7 23 24 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A RAS L	7 23 24 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A CAS L	7 23 24 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A WE L	7 23 24 27
MEM_A_DATA_0	MEM_45S	MEM_A_DATA_0	MEM A DQ<7..0>	7 23 24
MEM_A_DATA_1	MEM_45S	MEM_A_DATA_1	MEM A DQ<15..8>	7 23 24
MEM_A_DATA_2	MEM_45S	MEM_A_DATA_2	MEM A DQ<23..16>	7 23 24
MEM_A_DATA_3	MEM_45S	MEM_A_DATA_3	MEM A DQ<31..24>	7 23 24
MEM_A_DATA_4	MEM_45S	MEM_A_DATA_4	MEM A DQ<39..32>	7 23 24
MEM_A_DATA_5	MEM_45S	MEM_A_DATA_5	MEM A DQ<47..40>	7 23 24
MEM_A_DATA_6	MEM_45S	MEM_A_DATA_6	MEM A DQ<55..48>	7 23 24
MEM_A_DATA_7	MEM_45S	MEM_A_DATA_7	MEM A DQ<63..56>	7 23 24
MEM_A_DQS0	MEM_85D	MEM_A_DQS_0	MEM A DQS P<0>	7 23 24
MEM_A_DQS0	MEM_85D	MEM_A_DQS_0	MEM A DQS N<0>	7 23 24
MEM_A_DQS1	MEM_85D	MEM_A_DQS_1	MEM A DQS P<1>	7 23 24
MEM_A_DQS1	MEM_85D	MEM_A_DQS_1	MEM A DQS N<1>	7 23 24
MEM_A_DQS2	MEM_85D	MEM_A_DQS_2	MEM A DQS P<2>	7 23 24
MEM_A_DQS2	MEM_85D	MEM_A_DQS_2	MEM A DQS N<2>	7 23 24
MEM_A_DQS3	MEM_85D	MEM_A_DQS_3	MEM A DQS P<3>	7 23 24
MEM_A_DQS3	MEM_85D	MEM_A_DQS_3	MEM A DQS N<3>	7 23 24
MEM_A_DQS4	MEM_85D	MEM_A_DQS_4	MEM A DQS P<4>	7 23 24
MEM_A_DQS4	MEM_85D	MEM_A_DQS_4	MEM A DQS N<4>	7 23 24
MEM_A_DQS5	MEM_85D	MEM_A_DQS_5	MEM A DQS P<5>	7 23 24
MEM_A_DQS5	MEM_85D	MEM_A_DQS_5	MEM A DQS N<5>	7 23 24
MEM_A_DQS6	MEM_85D	MEM_A_DQS_6	MEM A DQS P<6>	7 23 24
MEM_A_DQS6	MEM_85D	MEM_A_DQS_6	MEM A DQS N<6>	7 23 24
MEM_A_DQS7	MEM_85D	MEM_A_DQS_7	MEM A DQS P<7>	7 23 24
MEM_A_DQS7	MEM_85D	MEM_A_DQS_7	MEM A DQS N<7>	7 23 24
MEM_B_CLK0	MEM_72D	MEM_CLK	MEM B CLK P<0>	7 25 27
MEM_B_CLK0	MEM_72D	MEM_CLK	MEM B CLK N<0>	7 25 27
MEM_B_CLK1	MEM_72D	MEM_CLK	MEM B CLK P<1>	7 26 27
MEM_B_CLK1	MEM_72D	MEM_CLK	MEM B CLK N<1>	7 26 27
MEM_B_CNTRL0	MEM_40S	MEM_CTRL	MEM B CKE<0>	7 25 27
MEM_B_CNTRL1	MEM_40S	MEM_CTRL	MEM B CKE<1>	7 26 27
MEM_B_CNTRL0	MEM_40S	MEM_CTRL	MEM B CS L<0>	7 25 27
MEM_B_CNTRL1	MEM_40S	MEM_CTRL	MEM B CS L<1>	7 26 27
MEM_B_CNTRL0	MEM_40S	MEM_CTRL	MEM B ODT<0>	7 25 27
MEM_B_CNTRL1	MEM_40S	MEM_CTRL	MEM B ODT<1>	7 26 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B A<15..0>	7 25 26 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B BA<2..0>	7 25 26 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B RAS L	7 25 26 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B CAS L	7 25 26 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B WE L	7 25 26 27
MEM_B_DATA_0	MEM_45S	MEM_B_DATA_0	MEM B DQ<7..0>	7 25 26
MEM_B_DATA_1	MEM_45S	MEM_B_DATA_1	MEM B DQ<15..8>	7 25 26
MEM_B_DATA_2	MEM_45S	MEM_B_DATA_2	MEM B DQ<23..16>	7 25 26
MEM_B_DATA_3	MEM_45S	MEM_B_DATA_3	MEM B DQ<31..24>	7 25 26
MEM_B_DATA_4	MEM_45S	MEM_B_DATA_4	MEM B DQ<39..32>	7 25 26
MEM_B_DATA_5	MEM_45S	MEM_B_DATA_5	MEM B DQ<47..40>	7 25 26
MEM_B_DATA_6	MEM_45S	MEM_B_DATA_6	MEM B DQ<55..48>	7 25 26
MEM_B_DATA_7	MEM_45S	MEM_B_DATA_7	MEM B DQ<63..56>	7 25 26
MEM_B_DQS0	MEM_85D	MEM_B_DQS_0	MEM B DQS P<0>	7 25 26
MEM_B_DQS0	MEM_85D	MEM_B_DQS_0	MEM B DQS N<0>	7 25 26
MEM_B_DQS1	MEM_85D	MEM_B_DQS_1	MEM B DQS P<1>	7 25 26
MEM_B_DQS1	MEM_85D	MEM_B_DQS_1	MEM B DQS N<1>	7 25 26
MEM_B_DQS2	MEM_85D	MEM_B_DQS_2	MEM B DQS P<2>	7 25 26
MEM_B_DQS2	MEM_85D	MEM_B_DQS_2	MEM B DQS N<2>	7 25 26
MEM_B_DQS3	MEM_85D	MEM_B_DQS_3	MEM B DQS P<3>	7 25 26
MEM_B_DQS3	MEM_85D	MEM_B_DQS_3	MEM B DQS N<3>	7 25 26
MEM_B_DQS4	MEM_85D	MEM_B_DQS_4	MEM B DQS P<4>	7 25 26
MEM_B_DQS4	MEM_85D	MEM_B_DQS_4	MEM B DQS N<4>	7 25 26
MEM_B_DQS5	MEM_85D	MEM_B_DQS_5	MEM B DQS P<5>	7 25 26
MEM_B_DQS5	MEM_85D	MEM_B_DQS_5	MEM B DQS N<5>	7 25 26
MEM_B_DQS6	MEM_85D	MEM_B_DQS_6	MEM B DQS P<6>	7 25 26
MEM_B_DQS6	MEM_85D	MEM_B_DQS_6	MEM B DQS N<6>	7 25 26
MEM_B_DQS7	MEM_85D	MEM_B_DQS_7	MEM B DQS P<7>	7 25 26
MEM_B_DQS7	MEM_85D	MEM_B_DQS_7	MEM B DQS N<7>	7 25 26
		MEM_PWR	PP0V75_S3 MEM VREFD0 A	22 23 24 70 74
		MEM_PWR	PP0V75_S3 MEM VREFCA A	22 23 24 70 74
		MEM_PWR	PP1V35_S3 MEM	23 24 25 26 46 69

SYNC MASTER=SIDLE J45 SYNC DATE=12/10/2012

Apple Inc.

Memory Constraints

Apple Inc. <SCH\_NUM> D

Apple Inc. <E4LABEL>

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

114 OF 118

77 OF 81

## DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

### Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

### Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SOURCE: Bill Cornelius's Thunderbolt Routing Notes

### TBT\_DP Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP_2SAME	*	=3X DIELECTRIC	?	TBTDP_2SAME	TOP BOTTOM	=4X DIELECTRIC	?
TBTDP_TXRX	*	=6X DIELECTRIC	?	TBTDP_TXRX	TOP BOTTOM	=10X DIELECTRIC	?
TBTDP_2OTHER	*	=4X DIELECTRIC	?	TBTDP_2OTHER	TOP BOTTOM	=6X DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
TBTDP_*	=SAME	*	TBTDP_2SAME
TBTDP_R2D	TBTDP_D2R	*	TBTDP_TXRX
TBTDP_*	*	*	TBTDP_2OTHER

## Thunderbolt/DP Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET TYPE
TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D C P<1..0>
TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D C N<1..0>
TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D P<1..0>
TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D N<1..0>
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML C P<1>
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML C N<1>
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML P<1>
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML N<1>
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP A LSX ML P<1>
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP A LSX ML N<1>
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTPA ML C P<3>
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTPA ML C N<3>
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTPA ML P<3>
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTPA ML N<3>
TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R C P<0>
TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R C N<0>
TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R P<0>
TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R N<0>
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R C P<1>
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R C N<1>
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R P<1>
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R N<1>
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R1 AUXDDC P
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R1 AUXDDC N
TBT_A_AUXCH	DP_85D		DP TBTPA AUXCH C P
TBT_A_AUXCH	DP_85D		DP TBTPA AUXCH C N
TBT_A_AUXCH	DP_85D		DP TBTPA AUXCH P
TBT_A_AUXCH	DP_85D		DP TBTPA AUXCH N
TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D C P<1..0>
TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D C N<1..0>
TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D P<1..0>
TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D N<1..0>
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPB ML C P<1>
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPB ML C N<1>
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPB ML P<1>
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPB ML N<1>
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP B LSX ML P<1>
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP B LSX ML N<1>
DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP TBTPB ML C P<3>
DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP TBTPB ML C N<3>
DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP TBTPB ML P<3>
DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP TBTPB ML N<3>
TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R C P<0>
TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R C N<0>
TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R P<0>
TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R N<0>
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R C P<1>
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R C N<1>
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R P<1>
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R N<1>
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R1 AUXDDC P
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R1 AUXDDC N
TBT_B_AUXCH	DP_85D		DP TBTPB AUXCH C P
TBT_B_AUXCH	DP_85D		DP TBTPB AUXCH C N
TBT_B_AUXCH	DP_85D		DP TBTPB AUXCH P
TBT_B_AUXCH	DP_85D		DP TBTPB AUXCH N

Only used on dual-port hosts.

## Thunderbolt IC Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET TYPE
DP_85D	DP_85D	DISPLAYPORT	DP TBTSRC ML C P<3..0>
DP_85D	DP_85D	DISPLAYPORT	DP TBTSRC ML C N<3..0>
DP_85D	DP_85D	DISPLAYPORT	DP TBTSRC AUXCH C P
DP_85D	DP_85D	DISPLAYPORT	DP TBTSRC AUXCH C N
TBT_SPI_CLK	TBT_SPI_45S	TBT_SPI	TBT SPI CLK
TBT_SPI_MOSI	TBT_SPI_45S	TBT_SPI	TBT SPI MOSI
TBT_SPI_MISO	TBT_SPI_45S	TBT_SPI	TBT SPI MISO
TBT_SPI_CS_L	TBT_SPI_45S	TBT_SPI	TBT SPI CS L

Only used on hosts supporting Thunderbolt video-in

SYNC MASTER=SIDLE J45		SYNC DATE=12/10/2012	
Thunderbolt Constraints			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	115 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	78 OF 81
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

### MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MIPI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MIPI_2OTHER	*	=4X DIELECTRIC	?	MIPI_2OTHER	TOP,BOTTOM	=6X DIELECTRIC	?
MIPI_2CLK	*	=6X DIELECTRIC	?	MIPI_2CLK	TOP,BOTTOM	=8X DIELECTRIC	?
MIPICKL_2OTHER	*	=7X DIELECTRIC	?	MIPICKL_2OTHER	TOP,BOTTOM	=10X DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_2OTHER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICKL_2OTHER

### Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

### Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
S2_DATA2SELF	*	=2x_DIELECTRIC	?	S2_DATA2SELF	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_DQS2OWNDATA	*	=2x_DIELECTRIC	?	S2_DQS2OWNDATA	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CMD	*	=2x_DIELECTRIC	?	S2_CMD2CMD	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CTRL	*	=2x_DIELECTRIC	?	S2_CMD2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CTRL2CTRL	*	=2x_DIELECTRIC	?	S2_CTRL2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_2OTHERMEM	*	=4x_DIELECTRIC	?	S2_2OTHERMEM	TOP,BOTTOM	=6x_DIELECTRIC	?
S2MEM_2PWR	*	=2x_DIELECTRIC	?	S2MEM_2PWR	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2GND	*	=2x_DIELECTRIC	?	S2MEM_2GND	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2OTHER	*	=6x_DIELECTRIC	?	S2MEM_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

### Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_2OTHER
S2_MEM_DQS*	*	*	S2MEM_2OTHER
S2_MEM_CMD	*	*	S2MEM_2OTHER
S2_MEM_CTRL	*	*	S2MEM_2OTHER
S2_MEM_CLK	*	*	S2MEM_2OTHER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2_2OTHERMEM

### Memory to Power Spacing


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

### Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

### Camera Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_P
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_N
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CKE
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CS_L
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_ODT
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CAS_L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_RAS_L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_WE_L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<0>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<1>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<2>
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DQS_P<0>
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DQS_N<0>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DQS_P<1>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DQS_N<1>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DM<0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DM<1>
S2_MEM_A	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_A<14..0>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DO<7..0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DO<15..8>
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_N
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_N
S2_MEM_PWR	S2_MEM_PWR		P1V35_CAM
S2_MEM_PWR	S2_MEM_PWR		P0V675_CAM_VREF
S2_MEM_PWR	S2_MEM_PWR		P0V675_MEM_CAM_VREFCA
S2_MEM_PWR	S2_MEM_PWR		P0V675_MEM_CAM_VREFDO

SYNC MASTER=SIDLE J45		SYNC DATE=12/10/2012	
<b>Camera Constraints</b>			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	116 OF 118
		SHEET	79 OF 81

www.laptop-schematics.com

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_2_S3_SCL	SMB_45S	SMB	SMBUS_SMC_2_S3_SCL	39 41 44 71
SMBUS_SMC_2_S3_SDA	SMB_45S	SMB	SMBUS_SMC_2_S3_SDA	39 41 44 71
SMBUS_SMC_1_S0_SCL	SMB_45S	SMB	SMBUS_SMC_1_S0_SCL	41 44 48
SMBUS_SMC_1_S0_SDA	SMB_45S	SMB	SMBUS_SMC_1_S0_SDA	41 44 48
SMBUS_SMC_0_S0_SCL	SMB_45S	SMB	SMBUS_SMC_0_S0_SCL	37 41 44 48 71
SMBUS_SMC_0_S0_SDA	SMB_45S	SMB	SMBUS_SMC_0_S0_SDA	37 41 44 48 71
SMBUS_SMC_5_SCL	SMB_45S	SMB	SMBUS_SMC_5_G3_SCL	41 44 56 57 71
SMBUS_SMC_5_SDA	SMB_45S	SMB	SMBUS_SMC_5_G3_SDA	41 44 56 57 71
SMBUS_SMC_3_SCL	SMB_45S	SMB	NC SMBUS_SMC_3_SCL	41 43
SMBUS_SMC_3_SDA	SMB_45S	SMB	NC SMBUS_SMC_3_SDA	41 43

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE			
	PHYSICAL	SPACING		
CHGR_CSI	1T01_DIFFPAIR		CHGR_CSI_P	57
	1T01_DIFFPAIR		CHGR_CSI_N	57
CHGR_CSO	1T01_DIFFPAIR		CHGR_CSO_P	57
	1T01_DIFFPAIR		CHGR_CSO_N	57

www.laptop-schematics.com

SYNC MASTER=SIDLE J45		SYNC DATE=12/10/2012	
PAGE TITLE: SMC Constraints			
DRAWING NUMBER: <SCH_NUM>		SIZE: D	
REVISION: <E4LABEL>		BRANCH: <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE: 117 OF 118		SHEET: 80 OF 81	

