

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.  
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.  
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
<REV>	<ECN>	<ECO_DESCRIPTION>	<ECODATE>

# MLB "Fast Fox"

## SCHEMATIC

### 09/19/2013


Page	Contents	Sync	Date
1	Table of Contents	D2 KEPLER	01/13/2012
2	BOM Configuration	J44	08/20/2013
3	BOM Configuration	J44	01/03/2013
4	PD Parts	J44	08/12/2013
5	CPU GFX/NCTF/RSVD	J44	08/12/2013
6	CPU Misc/JTAG/CFG/RSVD	J44	08/12/2013
7	CPU DDR3/LPDDR3 Interfaces	J44	08/12/2013
8	CPU/PCH POWER	J44	08/12/2013
9	CPU/PCH GROUNDS	J44	08/12/2013
10	CPU Decoupling	J44	08/12/2013
11	PCH Decoupling	J44	08/12/2013
12	PCH Audio/JTAG/SATA/CLK	J44	08/12/2013
13	PCH PM/PCI/GFX	J44	08/12/2013
14	PCH PCIe/USB/LPC/SPI/SMBus	J44	08/12/2013
15	PCH GPIO/MISC/LPIO	J44	08/12/2013
16	CPU/PCH Merged XDP	J44	08/12/2013
17	Chipset Support	J44	08/12/2013
18	Project Chipset Support	J44	08/12/2013
19	DDR3 VREF MARGINING	J44	08/12/2013
20	DDR3 SDRAM Bank A (Rank 0)	MASTER	MASTER
21	DDR3 SDRAM Bank B (RANK 0)	MASTER	MASTER
22	DDR3 Termination	J44 YONAS-4GB	04/02/2013
23	Thunderbolt Host (1 of 2)	J44	08/12/2013
24	Thunderbolt Host (2 of 2)	J44	08/12/2013
25	Thunderbolt Mobile Support	J44	08/12/2013
26	Thunderbolt Connector A	J44	08/12/2013
27	Thunderbolt Connector B	J44	08/12/2013
28	DDC Crossbar	J44	08/12/2013
29	WIRELESS SUPPORT	J44	08/12/2013
30	SSD Connector	J44	08/12/2013
31	Camera 1 of 2	J44	08/12/2013
32	Camera 2 of 2	J44	08/12/2013
33	External A USB3 Connector	J44	08/12/2013
34	KEYBOARD/TRACKPAD (1 OF 2)	J44	08/12/2013
35	KEYBOARD/TRACKPAD (2 OF 2)	J44	08/12/2013
36	SMC	J44	08/12/2013
37	SMC Shared Support	J44	08/12/2013
38	SMC Project Support	J44	08/12/2013
39	SMBus Connections	J44	08/12/2013
40	Power Sensors: High Side	J44	08/12/2013
41	Power Sensors: Load Side	J44	08/12/2013
42	Power Sensors: Extended	J44	08/12/2013
43	Thermal Sensors	J44	08/12/2013
44	Fan	J44	08/12/2013
45	LPC+SPI Debug Connector	J44	08/12/2013

Page	Contents	Sync	Date
46	AUDIO:CODEC, ANALOG	J44	08/12/2013
47	AUDIO:CODEC, DIGITAL	J44	08/12/2013
48	AUDIO: SPEAKER AMP	J44	08/12/2013
49	AUDIO: JACK	J44	08/12/2013
50	AUDIO: JACK TRANSLATORS	J44	08/12/2013
51	DC-In & Battery Connectors	J44	08/12/2013
52	PBus Supply & Battery Charger	J44	08/12/2013
53	CPU VR12.6 VCC Regulator IC	J44	08/12/2013
54	CPU VR12.5 VCC Power Stage	J44	08/12/2013
55	1.35V DDR3 SUPPLY	J44	08/12/2013
56	5V / 3.3V Power Supply	J44	08/12/2013
57	1.05V S0 Power Supply	J44	08/12/2013
58	LCD AND KBD BKLT DRIVER	J44	08/12/2013
59	Misc Power Supplies	J44	08/12/2013
60	Power FETs	J44	08/12/2013
61	Power Control	J44	08/12/2013
62	eDP Display Connector	J44	08/12/2013
63	RIO Connector	J44	08/12/2013
64	Display Mux: HDMI vs DP	J44	08/12/2013
65	Power Aliases	J44	08/12/2013
66	Signal Aliases	MASTER	MASTER
67	Memory Bit/Byte Swizzle	J44	01/03/2013
68	Functional / ICT Test	J44	08/12/2013
69	PCB Rule Definitions	J44	08/12/2013
70	CPU & PCIe Constraints	J44	08/12/2013
71	USB Constraints	J44	08/12/2013
72	PCH Constraints	J44	08/12/2013
73	Memory Constraints	J44	01/03/2013
74	TBT,DP,HDMI Constraints	J44	08/12/2013
75	Camera Constraints	J44	08/12/2013
76	SMC Constraints	J44	08/12/2013
77	Project Specific Constraints	J44	08/12/2013
78	Reference	J44	08/12/2013

(Final)

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-xxxx	1	SCHEM,MLB-4GB,Fast Fox	SCH	CRITICAL	
820-xxxx	1	PCBF,MLB-4GB,Fast Fox	PCB	CRITICAL	

DRAWING TITLE		<PART_DESCRIPTION>	
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	1 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	1 OF 78
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

### BOM Groups

BOM GROUP	BOM OPTIONS
Fast Fox_COMMONox	ALTERNATE,COMMON,Fast Fox_COMMON1,Fast Fox_COMMON2,Fast Fox_COMMON3,Fast Fox_COMMON4,Fast Fox_PROGPARTS
Fast Fox_COMMON1	TBTHV:P15V,SKIP_5V3V3:AUDIBLE,SPI:DUAL_IO
Fast Fox_COMMON2	EDP,EDP_LS_CAP,CAMERA_3V3:S0,CAM_WAKE:NO,CAM_XTAL:NO,MEM_ODT:PU,VCORE_FETS
Fast Fox_COMMON3	XDP,LPCPLUS,BKLT:PROD,CPUPTHRM:ALRT,LOADRC:NO,OTHERRC:NO,DDRR:NO,TBTRC:NO,BMONRC:NO
Fast Fox_PROGPARTS	SMC_PROG:PVT,BOOTROM:PVT,TBTROM:PVT,TPAD_PSOC:PROG
ENGISNS	LOADISNS,OTHERISNS,DDRISNS,TBTISNS,BMONISNS

### Programmables (All Builds)

TBT

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
341S3918	1	EPROM,FALCON RIDGE (V13.7) Fast Fox	U2890	CRITICAL	TBTROM:PVT

### SMC

341S3922	1	IC,SMC-B1,EXT(V2.16F39),PVT, Fast Fox	U5000	CRITICAL	SMC_PROG:PVT
----------	---	---------------------------------------	-------	----------	--------------

### EFI ROM

341S3924	1	IC,EFI ROM (V0116),PVT, Fast Fox	U6100	CRITICAL	BOOTROM:PVT
----------	---	----------------------------------	-------	----------	-------------

### PSOC

341S3862	1	IC,TRKPD/KYBD PSOC,CU ONLY(V224) Fast Fox	U4801	CRITICAL	TPAD_PSOC:PROG
----------	---	---	-------	----------	----------------

### Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S4596	1	HSWULT,SR18A,PRO,CO,2.4,28W,2+3,3M,BGA	U0500	CRITICAL	CPU_HSW:2.4G
337S4597	1	HSWULT,SR189,PRO,CO,2.6,28W,2+3,3M,BGA	U0500	CRITICAL	CPU_HSW:2.6G
337S4598	1	HSWULT,SR188,PRO,CO,2.8,28W,2+3,4M,BGA	U0500	CRITICAL	CPU_HSW:2.8G
338S1247	1	IC,TBT,FR-4C,A0,PRO,CIO,SR13C,FCBGA288	U2800	CRITICAL	
338S1186	1	IC,BCM15700A2,S2 PCIE CAMERA PROCESSOR	U3900	CRITICAL	
376S1194	2	MOSFET,N-CH,30V,15.3A,12M,8P 3.3X3.3 DFN	Q7310,Q7320	CRITICAL	VCORE_FET:VSHY
376S1193	2	MOSFET,N-CH,30V,22A,6.0M,8P 3.3X3.3 DFN	Q7311,Q7321	CRITICAL	VCORE_FET:VSHY
376S0964	2	MOSFET,N-CH,25V,30A,9.6M,8P 3.3X3.3 DFN	Q7310,Q7320	CRITICAL	VCORE_FET:REN
376S1104	2	MOSFET,N-CH,25V,30A,6.1M,8P 3.3X3.3 DFN	Q7311,Q7321	CRITICAL	VCORE_FET:REN

### Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1053	376S0604		ALL	Diodes alt to Fairchild
128S0311	128S0329		ALL	NEC alt to Sanyo
138S0739	138S0706		ALL	Samsung alt to Murata
197S0481	197S0480		ALL	Epson alt to NDK
152S0461	152S1645		ALL	Cyntec alt to Vishay
376S1080	376S0820		ALL	Diodes alt to On Semi
155S0667	155S0583		ALL	Panasonic alt to TDK
138S0725	138S0724		ALL	Samsung alt to Murata
376S1032	376S0855		ALL	Toshiba alt for Diodes Dual
376S1129	376S0855		ALL	NXP Alt for Diodes Dual
376S1089	376S1128		ALL	NXP Alt for Diodes Single
353S3452	353S1286		ALL	Maxim alt to Microchip
376S1180	376S0761		ALL	Renesas alt to Vishay
128S0364	128S0264		ALL	Sanyo 2nd Factory alt
107S0254	107S0241		ALL	Cyntec alt to TFT
138S0843	138S0674		ALL	Samsung alt to Murata (BKLT)
138S0803	138S0639		ALL	Samsung alt to Murata (BKLT)
138S0846	138S0811		ALL	Samsung alt to Murata (BKLT)
197S0542	197S0544		ALL	NDK alt to TXC
197S0545	197S0544		ALL	Epson alt to TXC
152S1876	152S1804		ALL	TDK alt to Toko
107S0255	107S0240		ALL	Cyntec alt to TFT
107S0250	107S0248		ALL	Cyntec alt to TFT
127S0164	127S0162		ALL	Rohm alt to Vishay
353S4070	353S4069		ALL	Pericom alt to TI DP Mux U9750
353S4068	353S4069		ALL	NXP alt to TI DP Mux U9750
353S3814	353S3812		ALL	TI alt to NXP
311S0649	311S0541		ALL	ONsemi alt to Toshiba
128S0436	128S0392		ALL	Kemet alt to Sanyo

BOM Configuration	
Apple Inc.	DRAWING NUMBER <SCH_NUM> D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION <E4LABEL> BRANCH <BRANCH> PAGE 2 OF 120 SHEET 2 OF 78

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
685-0054	COMMON,MLB-4GB, Fast Fox	Fast Fox_COMMONox
985-0053	DEV,MLB-4GB, Fast Fox	XDP_CONN
639-4878	PCBA,MLB-4GB,2.4G,4GB-HYNIX, Fast Fox	BASE_BOM,CPU_HSW:2.4G,RAM_4G_HYNIX_H,CAMDRAM:HYNIX_H
639-4879	PCBA,MLB-4GB,2.4G,4GB-ELPIDA, Fast Fox	BASE_BOM,CPU_HSW:2.4G,RAM_4G_ELPIDA,CAMDRAM:ELPIDA
639-4880	PCBA,MLB-4GB,2.4G,4GB-MICRON, Fast Fox	BASE_BOM,CPU_HSW:2.4G,RAM_4G_MICRON,CAMDRAM:MICRON
639-5272	PCBA,MLB-4GB,2.6G,4GB-HYNIX, Fast Fox	BASE_BOM,CPU_HSW:2.6G,RAM_4G_HYNIX_H,CAMDRAM:HYNIX_H
639-5273	PCBA,MLB-4GB,2.6G,4GB-ELPIDA, Fast Fox	BASE_BOM,CPU_HSW:2.6G,RAM_4G_ELPIDA,CAMDRAM:ELPIDA
639-5274	PCBA,MLB-4GB,2.6G,4GB-MICRON, Fast Fox	BASE_BOM,CPU_HSW:2.6G,RAM_4G_MICRON,CAMDRAM:MICRON
639-5275	PCBA,MLB-4GB,2.8G,4GB-HYNIX, Fast Fox	BASE_BOM,CPU_HSW:2.8G,RAM_4G_HYNIX_H,CAMDRAM:HYNIX_H
639-5276	PCBA,MLB-4GB,2.8G,4GB-ELPIDA, Fast Fox	BASE_BOM,CPU_HSW:2.8G,RAM_4G_ELPIDA,CAMDRAM:ELPIDA
639-5277	PCBA,MLB-4GB,2.8G,4GB-MICRON, Fast Fox	BASE_BOM,CPU_HSW:2.8G,RAM_4G_MICRON,CAMDRAM:MICRON
685-0074	VCORE,FET,VSHY, Fast Fox	VCORE_FET:VSHY
685-0075	VCORE,FET,REN, Fast Fox	VCORE_FET:REN

DEVELOPMENT/BASE BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
685-0054	1	Fast Fox MLB COMMON BOM	BASE	CRITICAL	BASE_BOM
985-0053	1	Fast Fox MLB DEVEL BOM	DEVEL	CRITICAL	DEVEL_BOM

SUB-BOMS

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
685-0074	1	VCORE,FET,VSHY, Fast Fox	VCOREFETS	CRITICAL	VCORE_FETS

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
685-0075	685-0074		ALL	RENDSAS ALT TO VISHAY

DRAM PARTS

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0704	8	1C,SDRAM,4GBIT,256MX16,DDR3-1600,F DIE,96FBGA	U4000	CRITICAL	4G_ELPIDA
333S0700	8	1C,SDRAM,4GBIT,256MX16,DDR3-1600,HUMA,96FBGA	U4000	CRITICAL	4G_HYNIX_H
333S0698	8	1C,SDRAM,4GBIT,256MX16,DDR3-1600,REV E,96FBGA	U4000	CRITICAL	4G_MICRON
333S0715	8	1C,SDRAM,4GBIT,256MX16,DDR3-1866,F DIE,96FBGA	U4000	CRITICAL	4G_ELPIDA_1866
333S0717	8	1C,SDRAM,4GBIT,256MX16,DDR3-1866,HUMA,96FBGA	U4000	CRITICAL	4G_HYNIX_H_1866
333S0720	8	1C,SDRAM,4GBIT,256MX16,DDR3-1866,REV E,96FBGA	U4000	CRITICAL	4G_MICRON_1866

DRAM SPD Straps

BOM GROUP	BOM OPTIONS
RAM_4G_ELPIDA	4G_ELPIDA, RAMCFG3:L, RAMCFG2:L, RAMCFG1:L, RAMCFG0:L, PPDDR:1V35
RAM_4G_HYNIX_H	4G_HYNIX_H, RAMCFG3:L, RAMCFG2:L, RAMCFG1:L, RAMCFG0:H, PPDDR:1V35
RAM_4G_MICRON	4G_MICRON, RAMCFG3:L, RAMCFG2:L, RAMCFG1:H, RAMCFG0:L, PPDDR:1V35
RAM_4G_ELPIDA_1866	4G_ELPIDA_1866, RAMCFG3:L, RAMCFG2:L, RAMCFG1:L, RAMCFG0:L, PPDDR:1V5
RAM_4G_HYNIX_H_1866	4G_HYNIX_H_1866, RAMCFG3:L, RAMCFG2:L, RAMCFG1:L, RAMCFG0:H, PPDDR:1V5
RAM_4G_MICRON_1866	4G_MICRON_1866, RAMCFG3:L, RAMCFG2:L, RAMCFG1:H, RAMCFG0:L, PPDDR:1V5

NOTE: 1866 PARTS BEING STRAPPED TO RUN AT 1600

13" MBP VARIABLE BOM GROUPS

BOM GROUP	BOM OPTIONS
Fast Fox_COMMON	SMCBOARDID:8

DRAM SPD Straps

BOM GROUP	BOM OPTIONS
CAMDRAM:HYNIX_H	CAMDRAM_TYPE:HYNIX_H
CAMDRAM:ELPIDA	CAMDRAM_TYPE:ELPIDA
CAMDRAM:MICRON	CAMDRAM_TYPE:MICRON

DRAM Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0700	1	1C,SDRAM,4GBIT,DDR3L-1600,HUMA,96B FBGA	U4000	CRITICAL	CAMDRAM_TYPE:HYNIX_H
333S0704	1	1C,SDRAM,4GBIT,DDR3L-1600,DIE P,96B FBGA	U4000	CRITICAL	CAMDRAM_TYPE:ELPIDA
333S0698	1	1C,SDRAM,4GBIT,DDR3L-1600,REV E,96B FBGA	U4000	CRITICAL	CAMDRAM_TYPE:MICRON

SYNC MASTER=J44 SYNC DATE=01/03/2013

**BOM Configuration**


Apple Inc.

Apple logo


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 3 OF 120  
 SHEETS: 3 OF 78

Shield Cans



Mounting Holes & Slots



OMIT ZT0411 4PSR2P3-3P5B ABOVE GUMSTICK CARD IN MIDDLE OF BOARD (998-1195)

OMIT ZT0413 6.19X4.60-SNOWMAN SNOWMAN-SHAPED SLOT AT LEFT OF MEMORY BANK (998-5879)

OMIT ZT0414 6.19X4.60-SNOWMAN SNOWMAN-SHAPED SLOT AT RIGHT OF MEMORY BANK (998-5879)


TH0400 TH-NSP Upper TBT can Ground slot (862-0118)

TH0403 TH-NSP Lower TBT can Ground slot (862-0118)


TH0404 TH-NSP USB can Ground slot (998-3975)

TH0405 TH-NSP USB can Ground slot (998-3975)


THERMAL MODULE STANDOFF (860-1645) SSD STANDOFF (806-5375) FAN STANDOFF (806-5376)




POGO PINS (870-2451)  
SH0435 & SH0436 removed.



RIO FLEX BRACKET BOSSES (860-2354)



Rubber Mount Standoffs (860-1448)



SYNC MASTER=J44		SYNC DATE=08/12/2013	
<b>PD Parts</b>			
 Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION	<E4LABEL>	
	BRANCH	<BRANCH>	
	PAGE	4 OF 120	
	SHEET	4 OF 78	

D

D

C




C





B

B


A

A





CFG<10>:SAFE MODE BOOT	1 = NORMAL OPERATION	0 = POWER FEATURES NOT ACTIVE
CFG<9>:NO SVID-CAPABLE VR	1 = VR SUPPORTS SVID	0 = VR DOES NOT SUPPORT SVID
CFG<8>:ALLOW NOA ON LOCKED UNITS	1 = NORMAL OPERATION	0 = NOA ALWAYS UNLOCKED
CFG<4>:eDP ENABLE/DISABLE	1 = DISABLED	0 = ENABLED
CFG<1>:PCH-LESS MODE	1 = NORMAL OPERATION	0 = PCH-LESS MODE
CFG<0>:RESET SEQUENCE STALL	1 = NORMAL OPERATION	0 = STALL AFTER PCU PLL LOCK



NOTE: Pre-ES2 CPUs have issue with Sx cycling, must set CFG<9> low to avoid issue, but this locks CPU VR at 1.7V Vboot (CPU Sighting #4391569).




SYNC MASTER=144 SYNC DATE=08/12/2013

CPU Misc/JTAG/CFG/RSVD

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM>  
REVISION: <E4LABEL>  
BRANCH: <BRANCH>  
PAGE: 6 OF 120  
SHEET: 6 OF 78



www.laptop-schematics.com

SYNC MASTER=144		SYNC DATE=08/12/2013	
PAGE TITLE			
<b>CPU DDR3/LPDDR3 Interfaces</b>			
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	7 OF 120
		SHEET	7 OF 78
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			


HSW-ULT current estimates from Haswell Mobile ULT Processor EDS vol 1, doc #502406, v0.9.  
 LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0.  
 Note [1] current numbers from clarification email, from Srini, dated 9/10/2012 2:11pm.

D

C

B

A



CRITICAL OMIT TABLE		PPVCC S0 CPU	
U0500	HASWELL-ULT	VCC	C36
2C+GT2	2C+GT2	VCC	C40
BGA-TSP	BGA-TSP	VCC	C44
SYM 12 OF 19	SYM 12 OF 19	VCC	C48
HSW ULT POWER	HSW ULT POWER	VCC	C52
		VCC	C56
		VCC	E23
		VCC	E25
		VCC	E27
		VCC	E29
		VCC	E31
		VCC	E33
		VCC	E35
		VCC	E37
		VCC	E39
		VCC	E41
		VCC	E43
		VCC	E45
		VCC	E47
		VCC	E49
		VCC	E51
		VCC	E53
		VCC	E55
		VCC	E57
		VCC	F24
		VCC	F28
		VCC	F32
		VCC	F36
		VCC	F40
		VCC	F44
		VCC	F48
		VCC	F52
		VCC	F56
		VCC	G23
		VCC	G25
		VCC	G27
		VCC	G31
		VCC	G33
		VCC	G35
		VCC	G37
		VCC	G39
		VCC	G41
		VCC	G43
		VCC	G45
		VCC	G47
		VCC	G49
		VCC	G51
		VCC	G53
		VCC	G55
		VCC	H23
		VCC	J23
		VCC	K23
		VCC	L22
		VCC	M23
		VCC	N23
		VCC	P23
		VCC	Q23
		VCC	R23
		VCC	S23
		VCC	T23
		VCC	U23
		VCC	V23
		VCC	W23
		VCC	X23
		VCC	Y23
		VCC	Z23

D

C

B

A

SYNC MASTER=144 SYNC DATE=08/12/2013

PAGE TITLE: CPU/PCH POWER

DRAWING NUMBER: <SCH\_NUM> D

REVISION: <E4LABEL>


BRANCH: <BRANCH>

PAGE: 8 OF 120

SHEET: 8 OF 78

Apple Inc. logo

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED



D  
C  
B  
A

D  
C  
B  
A



SYNC MASTER=J44		SYNC DATE=08/12/2013	
CPU/PCH GROUNDS			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	9 OF 120
		SHEET	9 OF 78

All Intel recommendations from Intel doc #503160 Shark Bay Ultrabook Platform Power Delivery Design Guide Rev 0.9 unless stated otherwise

### CPU VCC Decoupling

Intel recommendation (Table 5-1): 23x 22uF 0805 stuff, 7x 22uF 0805 nostuff  
Apple implementation : 18x 22uF 0603 stuff, 80x 22uF 0603 nostuff


68 65 54 42 8\_PPVCC\_S0\_CPU



### CPU VDDQ DECOUPLING


Intel recommendation (Table 5-4): 2x 2.2uF 0402, 6x 10uF 0603  
Apple implementation : 2x 2.2uF 0402, 6x 10uF 0402

73 65 41 8\_PP1V35\_S3\_CFUDDR



## CPU VCC Decoupling

SYNC MASTER=J44		SYNC DATE=08/12/2013	
CPU Decoupling			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	10 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	10 OF 78
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0 as well as from clarification email, from Srini, dated 9/10/2012 2:11pm.

SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
<b>PCH Decoupling</b>		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	12 OF 120
		SHEET	11 OF 78



SYNC MASTER=144 SYNC DATE=08/12/2013  
PAGE TITLE

**PCH Audio/JTAG/SATA/CLK**

Apple Inc. <SCH\_NUM> D

REVISION <E4LABEL>


BRANCH <BRANCH>

PAGE 13 OF 120

SHEET 12 OF 78


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

D




SLP\_S0# can be driven high outside of S0  
U1420 ensures signal will only be high in S0.

C



B

A




SYNC MASTER=J44 SYNC DATE=08/12/2013

PCH PM/PCI/GFX

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER	<SCH_NUM>	SIZE	D
REVISION	<E4LABEL>	BRANCH	<BRANCH>
PAGE	14 OF 120	SHEET	13 OF 78



PCIe Port Assignments:

Thunderbolt lane 0	PCIE TBT D2R N<0>	F10	PERN5_L0
	PCIE TBT D2R P<0>	E10	PERP5_L0
	PCIE TBT R2D C N<0>	C23	PETN5_L0
	PCIE TBT R2D C P<0>	C22	PETP5_L0
Thunderbolt lane 1	PCIE TBT D2R N<1>	F8	PERN5_L1
	PCIE TBT D2R P<1>	E8	PERP5_L1
	PCIE TBT R2D C N<1>	B23	PETN5_L1
	PCIE TBT R2D C P<1>	A23	PETP5_L1
Thunderbolt lane 2	PCIE TBT D2R N<2>	H10	PERN5_L2
	PCIE TBT D2R P<2>	G10	PERP5_L2
	PCIE TBT R2D C N<2>	B21	PETN5_L2
	PCIE TBT R2D C P<2>	C21	PETP5_L2
Thunderbolt lane 3	PCIE TBT D2R N<3>	K6	PERN5_L3
	PCIE TBT D2R P<3>	F6	PERP5_L3
	PCIE TBT R2D C N<3>	B22	PETN5_L3
	PCIE TBT R2D C P<3>	A21	PETP5_L3
AirPort	PCIE AP D2R N	G11	PERN3
	PCIE AP D2R P	F11	PERP3
	PCIE AP R2D C N	C29	PETN3
	PCIE AP R2D C P	B30	PETP3
Reserved: FireWire	NC PCIE FW D2RN	F13	PERN4
	NC PCIE FW D2RP	G13	PERP4
	NC PCIE FW R2D CN	B29	PETN4
	NC PCIE FW R2D CP	A29	PETP4
SD Card Reader ( & Ethernet if combo)	USB3RPCIE SD D2R N	G17	PERN1/USB3RN2
	USB3RPCIE SD D2R P	F17	PERP1/USB3RP2
	USB3RPCIE SD R2D C N	C30	PETN1/USB3TN2
	USB3RPCIE SD R2D C P	C31	PETP1/USB3TP2
Camera	PCIE CAMERA D2R N	F15	PERN2/USB3RN3
	PCIE CAMERA D2R P	G15	PERP2/USB3RP3
	PCIE CAMERA R2D C N	B31	PETN2/USB3TN3
	PCIE CAMERA R2D C P	A31	PETP2/USB3TP3

CRITICAL OMIT TABLE

U0500 HASWELL-ULT 2C+GT2 BGA-TSP SYM 11 OF 19

PCIE USB



PERN5_L0	F10	PERN5_L1	F8	PERN5_L2	H10	PERN5_L3	K6	PERN3	G11	PERN4	F13	PERN1/USB3RN2	G17	PERN2/USB3RN3	F15
PERP5_L0	E10	PERP5_L1	E8	PERP5_L2	G10	PERP5_L3	F6	PERP3	F11	PERP4	G13	PERP1/USB3RP2	F17	PERP2/USB3RP3	G15
PETN5_L0	C23	PETN5_L1	B23	PETN5_L2	B21	PETN5_L3	B22	PETN3	C29	PETN4	B29	PETN1/USB3TN2	C30	PETN2/USB3TN3	B31
PETP5_L0	C22	PETP5_L1	A23	PETP5_L2	C21	PETP5_L3	A21	PETP3	B30	PETP4	A29	PETP1/USB3TP2	C31	PETP2/USB3TP3	A31
RSVD	E15	RSVD	E13	RSVD	A27	PCIE_IREF	B27	RSVD	A10	RSVD	A10	RSVD	A10	RSVD	A10

USB Port Assignments:

USB2N0	AH8	USB_EXTN_N	EB1	33	71	
USB2P0	AH8	USB_EXTN_P	EB1	33	71	
USB2N1	AR7	USB_EXTN_N	EB1	63	71	
USB2P1	AT7	USB_EXTN_P	EB1	63	71	
USB2N2	AH9	USB_BT_N	EB1	29	71	
USB2P2	AF9	USB_BT_P	EB1	29	71	
USB2N3	AR10	NC_USB_IRN	EB1	66	71	
USB2P3	AT10	NC_USB_IRP	EB1	66	71	
USB2N4	AH15	USB_TPAD_N	EB1	34	71	
USB2P4	AL15	USB_TPAD_P	EB1	34	71	
USB2N5	AH13	TP_USB_5N		71		
USB2P5	AH13	TP_USB_5P		71		
USB2N6	AP11	NC_USB_CAMERAN		66	71	
USB2P6	AH11	NC_USB_CAMERAP		66	71	
USB2N7	AR13	NC_USB_SDN		66	71	
USB2P7	AP13	NC_USB_SDP		66	71	
USB3RN0	G20	USB3_EXTN_D2R_N	AN	33	68	71
USB3RP0	H20	USB3_EXTN_D2R_P	AN	33	68	71
USB3TN0	C33	USB3_EXTN_R2D_C_N	AN	33	68	71
USB3TP0	B34	USB3_EXTN_R2D_C_P	AN	33	68	71
USB3RN1	E18	USB3_EXTN_D2R_N	AN	63	68	71
USB3RP1	F18	USB3_EXTN_D2R_P	AN	63	68	71
USB3TN1	B33	USB3_EXTN_R2D_C_N	AN	63	68	71
USB3TP1	A33	USB3_EXTN_R2D_C_P	AN	63	68	71
USBRBIAS*	AJ10	PCH_USB_RBIAIS		71		
USBRBIAS	AJ11					
RSVD	AH10	NC				
RSVD	AH10	NC				
OC0*/GPIO40	AL3	XDP_USB_EXTN_OC_L	AN	14	16	33
OC1*/GPIO41	AT1	XDP_USB_EXTN_OC_L	AN	14	16	63
OC2*/GPIO42	AH2	XDP_USB_EXTN_OC_L	AN	14	16	
OC3*/GPIO43	AV3	XDP_USB_EXTN_OC_L	AN	14	16	

USB3 Port Assignments:

Ext A (SS)	USB3_EXTN_D2R_N	AN	33	68	71
Ext B (SS)	USB3_EXTN_D2R_P	AN	63	68	71




CRITICAL OMIT TABLE

U0500 HASWELL-ULT 2C+GT2 BGA-TSP SYM 7 OF 19


SMBUS

SMBALERT*/GPIO11	AN2	PCH_SMBALERT_L		14						
SMBCLK	AP2	SMBUS_PCH_CLK	AN	16	19	39	43	68	72	
SMBDATA	AH1	SMBUS_PCH_DATA	AN	16	19	39	43	68	72	
SML0ALERT*/GPIO60	AL2	WOL_EN	AN	14	68					
SML0CLK	AN1	SML_PCH_0_CLK	AN	39	72					
SML0DATA	AK1	SML_PCH_0_DATA	AN	39	72					
SML1ALERT*/PCHHOT*/GPIO73	AH4	PCH_SML1ALERT_L	AN	38						
SML1CLK GPIO75	AH3	SMBUS_SMC_1_S0_SCL	AN	32	36	39	43	68	72	76
SML1DATA/GPIO74	AH3	SMBUS_SMC_1_S0_SDA	AN	32	36	39	43	68	72	76
SPI_CLK (IPU)	AA3	SPI_CLK								
SPI_CS0* (IPU)	Y7	SPI_CS0*								
TP_SPI_CS1_L	Y4	SPI_CS1*								
TP_SPI_CS2_L	AC2	SPI_CS2*								
SPI_MOSI (IPU/TPU)	AA2	SPI_MOSI								
SPI_MISO (IPU)	AA4	SPI_MISO								
SPI_IO<2>	Y6	SPI_IO2								
SPI_IO<3>	AF1	SPI_IO3								

SML1ALERT# pull-up not provided on this page, may be wire-ORed into other signals. Otherwise, 100k pull-up to 3.3V SUS required.



SYNC MASTER=144	SYNC DATE=08/12/2013
PCH PCIe/USB/LPC/SPI/SMBus	
Apple Inc.	DRAWING NUMBER <SCH_NUM> D
NOTICE OF PROPRIETARY PROPERTY:	REVISION <E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	BRANCH <BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	PAGE 15 OF 120
II NOT TO REPRODUCE OR COPY IT	SHEET 14 OF 78
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	



Pull-up/down on chipset support page (depends on TBT controller)  
Cactus Ridge: Alias to TBT\_CIO\_PLUG\_EVENT, requires pull-down.  
Redwood Ridge: Alias to TBT\_CIO\_PLUG\_EVENT\_L, requires pull-up (S0).

Pull-up on TBT page  
Requires connection to SMC via 1K series R

R1616 should also be stuffed if platform does not use SD card

SYNC MASTER=J44		SYNC DATE=08/12/2013	
PCH GPIO/MISC/LPIO			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	16 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	15 OF 78
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Extra BPM Testpoints

- XDP\_BPM\_L<2> TP1802
- XDP\_BPM\_L<3> TP1803
- XDP\_BPM\_L<4> TP1804
- XDP\_BPM\_L<5> TP1805
- XDP\_BPM\_L<6> TP1806
- XDP\_BPM\_L<7> TP1807

Merged (CPU/PCH) Micro2-XDP

NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.

- XDP\_CPU\_TDO R1810 51 1
  - XDP\_CPU\_TCK R1813 51 2
- TDI and TMS are terminated in CPU.

D

D

C

C

B

B

A

A

PCH XDP Signals

These signals do not connect to XDP connector in this architecture, only accessible via Top-Side Probe. Nets are listed here to show XDP associations and to make clear what restrictions exist on PCH GPIOs when Top-Side Probe is used for PCH debug.

PCH/XDP Signals

- XDP\_MLB\_RAMCFG0 TP1870
- XDP\_USB\_EXT\_A\_OC\_L MAKE\_BASE=TRUE TP1873
- XDP\_USB\_EXT\_B\_OC\_L MAKE\_BASE=TRUE TP1874
- XDP\_USB\_EXT\_C\_OC\_L TP1876
- XDP\_USB\_EXT\_D\_OC\_L TP1877
- XDP\_SDCONN\_STATE\_CHANGE\_L MAKE\_BASE=TRUE TP1878
- XDP\_MLB\_RAMCFG1 TP1876
- XDP\_MLB\_RAMCFG2 TP1877
- XDP\_MLB\_RAMCFG3 TP1878

Non-XDP Signals

- JTAG\_ISP\_TCK TP1823
- XDP\_SSD\_PCIE3\_SEL\_L R1881 1K
- XDP\_SSD\_PCIE2\_SEL\_L R1882 1K
- XDP\_SSD\_PCIE1\_SEL\_L R1883 1K
- XDP\_SSD\_PCIE0\_SEL\_L R1884 1K
- XDP\_LPCPLUS\_GPIO MAKE\_BASE=TRUE
- XDP\_PCH\_GPIO17 TP1886
- XDP\_PCH\_GPIO76 TP1887
- JTAG\_ISP\_TDI TP1823

NOTE: Must not short XDP pins together!

Unused & MLB\_RAMCFGx GPIOs have TPs.

USB Overcurrents are aliased, do not cause USB OC# events during PCH debug.

SDCONN\_STATE\_CHANGE\_L is aliased, do not plug/unplug SD Cards during PCH debug.


JTAG\_ISP (non-TMS) nets are aliased, do not attempt bit-banged JTAG during PCH debug.

NOTE: Should force PCH GPIO47 high to ensure TBT router powered to avoid leakage/clamping of signals.

SSD\_PCIEx\_SEL\_L straps are connected via 1K to common net.

LPCPLUS\_GPIO is aliased, do not attempt use during PCH debug.

CPU JTAG Isolation



- PCH\_JTAGX R1899 1K
- XDP\_PCH\_TDO R1890 51 2
- XDP\_PCH\_TDI R1891 51 2
- XDP\_PCH\_TMS R1892 51 2
- XDP\_PCH\_TCK R1896 51 2
- XDP\_CPU\_PCH\_TRST\_L R1897 51 2

SYNC MASTER=J44		SYNC DATE=08/12/2013	
CPU/PCH Merged XDP			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	18 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	16 OF 78
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


# System RTC Power Source & 32kHz / 25MHz Clock Generator

Chipset uses 24MHz crystal, GreenCLK kept to save 1x 25MHz crystal & 1x 32kHz crystal


This looks a little ugly to support new and old parts. With GreenCLK Rev C pin 5 must receive S5 power (Stuff R2042).

GreenCLK 25MHz Power Must be powered if any VDDIO is powered.


CAM XTAL Power  
TBT XTAL Power




## PCH 24MHz Crystal



## PCH 24MHz Outputs




## PCH Reset Button




## Memory VTT Enable Level-Shifter

CPU output is on VDDQ rail (1.2V), TPS51916 has 1.8V Vih(min).




## PCH ME Disable Strap




PCH uses HDA\_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q1920 & 5V pull-up allows circuit to work regardless of HDA voltage.

## VCCST (1.05V S0) PWRGD



## PCH PWROK Generation



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
197S0480	1	XTAL, 25MHZ, 20PPM, 12PF, 3.2X2.5X.6MM, 85C	Y1905		

SYNC MASTER=J44 SYNC DATE=08/12/2013

### Chipset Support


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
REVISION: <E4LABEL>  
BRANCH: <BRANCH>  
PAGE: 19 OF 120  
SHEET: 17 OF 78


### Platform Reset Connections

Unbuffered




Scrub for Layout Optimization

Buffered




### GreenCLK 25MHz Power




### THUNDERBOLT PULL-UP

REDWOOD RIDGE PLUG\_EVENT IS ACTIVE-LOW, ALWAYS DRIVEN (PULL-UP)



### Redwood Ridge JTAG Isolation


TBTLIC can be on when S0 is off, and vice-versa. Isolation ensures no leakage to RR or PCH



NOTE: Solution shown is for LPT-LP. Other PCH's may require isolation on TCK and TDI as well for PCH glitch-prevention.


NOTE: This reference schematic assumes PCH JTAG GPIOs are only used for Thunderbolt. If other ASIC JTAG signals are wired into these GPIOs different isolation techniques will likely be necessary. Multi-router designs also require different circuitry.

### SDCONN\_STATE\_CHANGE Isolation




### Power State Debug LEDs

(For development only)




Pin N61 needs a TP for Power to perform iFDIM test. Renaming the pins N61 and P61 to remove automatic diffpari property



### RAM Configuration Straps

Pull-downs for chip-down RAM systems



SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
Project Chipset Support			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	20 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	18 OF 78
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


Page Notes

Power aliases required by this page:  
 - =PP3V3\_S3\_VREFMRGN  
 - =PPDDR\_S3\_MEMVREF

Signal aliases required by this page:  
 - =I2C\_VREFDACS\_SCL  
 - =I2C\_VREFDACS\_SDA  
 - =I2C\_PCA9557D\_SCL  
 - =I2C\_PCA9557D\_SDA


BOM options provided by this page:  
 - DDRVREF\_DAC - Stuffs DAC margining circuit.

CPU-Based Margining




DAC-Based Margining

DAC sets voltage level, PCA9557 & FETs enable outputs and disables margining after platform reset.



VRef Dividers

Always used, regardless of margining option.



	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG
DAC Channel:	A	B	C	C	D
PCA9557D Pin:	1	2	3	4	5
Nominal value	LPDDR3 (1.2V)		DDR3L (1.35V)		LPDDR3 (1.2V)
Margined target:	0.300V - 0.900V (+/- 300mV)		0.337V - 1.013V (+/- 337.5mV)		0.800V - 1.600V (+/- 400mV)
DAC range:	0.000V - 1.199V (0x00 - 0x5D)		0.000V - 1.354V (0x00 - 0x69)		0.000V - 2.397V (0x00 - 0x8A)
Vref current:	+73uA - -73uA (- = sourced)		+82uA - -82uA (- = sourced)		+21uA - -21uA (- = sourced)
DAC step size:	6.36mV / step @ output		6.36mV / step @ output		4.28mV / step @ output

NOTE: LPDDR3 assumes TPS51916 supply with 28.7k/57.6k divider  
 DDR3L assumes TPS51916 supply with 19.6k/57.6k divider


SYNC MASTER=144 SYNC DATE=08/12/2013

DDR3 VREF MARGINING

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM>  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 22 OF 120  
 SHEET: 19 OF 78



SDRAM BYPASSING (NOTE: 4X 2.2UF AND 6X 0.1UF PER CHIP)

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
DDR3 SDRAM Bank A (Rank 0)			
DRAWING NUMBER		SIZE	
Apple Inc.		<SCH_NUM> D	
REVISION		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
I NOT TO REPRODUCE OR COPY IT			
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		23 OF 120	
SHEET		20 OF 78	




SDRAM BYPASSING (NOTE: 4X 2.2UF AND 6X 0.1UF PER CHIP)


SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
DDR3 SDRAM BANK B (RANK 0)			
Apple Inc.		ORIGINATOR NUMBER	SHEET
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	25 OF 120
		SHEET	21 OF 78

### Memory ODT Option


MEM\_ODT:CPU drives ODT from CPU, terminated to 0.675V VTT.  
MEM\_ODT:PU disconnect ODT from CPU, ODT pins on DRAM pulled up to 1.35V VDDQ.



### Memory CMD/CTL Termination - Channel A




### MEMORY RPACK SPARES




### Memory Reset Pull Up

Reset is an open drain in Haswell ULT and needs pull up




### Memory CMD/CTL Termination - Channel B




### Memory Clock Near-End Termination

Place Source C termination before first DRAM




### Memory Clock Far-End Termination

Place RC end termination after last DRAM



PAGE TITLE		DRAWING NUMBER		SIZE
DDR3 Termination		<SCH_NUM>		D
Apple Inc.		REVISION		
		<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE		27 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET		22 OF 78
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				



Security strap setting is XORed with bit in the flash, so the active-level depends on the code in the flash. If strap != bit then security is enabled?

Divides 3.3V to 1.8V

- NOTE: The following pins require testpoints:
- 0 - GPIO\_13
  - 1 - GPIO\_1
  - 2 - GPIO\_2
  - 3 - GPIO\_3
  - 4 - GPIO\_5
  - 5 - PCIE\_RST\_1\_N
  - 6 - PCIE\_RST\_2\_N
  - 7 - PCIE\_RST\_3\_N
  - 8 - GPIO\_15
  - 9 - GPIO\_11
  - 10 - GPIO\_14
  - 11 - GPIO\_0
  - 12 - GPIO\_12
  - 13 - GPIO\_10
  - 14 - PB\_LSTX
  - 15 - PB\_LSRX

SYNC MASTER=J44 SYNC DATE=08/12/2013

Thunderbolt Host (1 of 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
<SCH NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	28 OF 120
SHEET	23 OF 78

For unused port, pull CONFIG1, CONFIG2, LSRX, HPD and CIO\_SEL low (10k). All other port signals can be NC.

D

D

C

C

B

B


A

A

**U2950**

Part	TPS22920
Type	Load Switch
R(on)	8 mOhm Typ
@ 1.05V	11.5 mOhm Max
Max Current = 4A (85C)	

**1.05V TBT "CIO" Switch**  
Internal switch not functional on RR.



EDP current / power consumption figures copied from R68 schematic (Rev 2, dated October 28, 2012, not available on IBL).

SYNC MASTER=144		SYNC DATE=08/12/2013	
PAGE TITLE			
<b>Thunderbolt Host (2 of 2)</b>			
Apple Inc.		DRAWING NUMBER	SIZE
<E4LABEL>		<SCH NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	29 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	24 OF 78
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	


Page Notes

Power aliases required by this page:  
 - =PPVIN\_SW\_TBTBST (8-13V Boost Input)  
 - =PP15V\_TBT\_REG (15V Boost Output)


Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)

www.laptop-schematics.com  
**Thunderbolt 15V Boost Regulator**




BATLOW# Isolation



SYNC MASTER=144		SYNC DATE=08/12/2013	
Thunderbolt Mobile Support			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	30 OF 120
		SHEET	25 OF 78

### 3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.




For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3210,R3213		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3211,R3214		TBTHV:P12V

Nominal	Min	Max
IHV50/S3	1120mA	1090mA
	1170mA	1170mA (12W minimum)

### Thunderbolt Connector A



SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	32 OF 120		SHEET
			26 OF 78



D

D

C

C

B

B


A

A

**DDC Pull-Ups**

2.2k pull-ups are required by PCH to indicate active display interface.  
DP++ spec violation, should remove!

NOTE: Only DDC\_DATA is sensed, so DDC\_CLK pull-ups are unstuffed.




**DDC Crossbar**

Only necessary on dual-port hosts.  
On single-port hosts alias TBTPA\_DDC to TBTBTSNK0\_DDC.  
NEVER SEND AUXCH THROUGH CROSSBAR!


SAI/SBI = 1: INA == OUTA0, INB == OUTB0  
SAI/SBI = 0: INA == OUTB0, INB == OUTA0

Second FET needed for dual-port designs.  
CONNECTS TO TBTBTS\_PWREN\_L ON PAGE 30.





SYNC MASTER=J44		SYNC DATE=08/12/2013	
<b>DDC Crossbar</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	34 OF 120
		SHEET	28 OF 78


# PCiE Wake Muxing



# BLUETOOTH



SYNC MASTER=144		SYNC DATE=08/12/2013	
PAGE TITLE			
WIRELESS SUPPORT			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	35 OF 120
		SHEET	29 OF 78




SMC\_PWRFAIL\_WARN\_L:  
There is 10k pullup on the SSD, its OPEN drain on SMC.

Per Intel PDG, use PCIe style decoupling, when muxing PCIe & SATA

Supervisor & CLKREQ# Isolation  
Delay = 55ms

SYNC MASTER=J44		SYNC DATE=08/12/2013	
<b>SSD Connector</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
			<BRANCH>
		PAGE	37 OF 120
		SHEET	30 OF 78




Camera 1 of 2

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

SYNCHMASTER=J44      SYNCHDATE=08/12/2013

DRAWING NUMBER: <SCH NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 39 OF 120  
 SHEET: 31 OF 78




### CAMERA SENSOR



SYNC_MASTER=J44		SYNC_DATE=08/12/2013	
PAGE TITLE		Camera 2 of 2	
Apple Inc.		DRAWING NUMBER	<SCH_NUM> D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	40 OF 120
		SHEET	32 OF 78



RIGHT USB PORT A

USB Port Power Switch



Mojo SMC Debug Mux


THE PI3USB102E CAN CLAMP VOLTAGE IN THE INTERNAL USB PINS



SYNC MASTER=J44		SYNC DATE=08/12/2013	
External A USB3 Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	46 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	33 OF 78
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



### Keyboard Backlight Connector




www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE <b>KEYBOARD/TRACKPAD (2 OF 2)</b>			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 49 OF 120		SHEET 35 OF 78	




NOTE:  
SMS INTERRUPT IS NOT USED, PULL UP TO SMC RAIL.

NOTE:  
Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.


SYNC MASTER=J44		SYNC DATE=08/12/2013	
<b>SMC</b>			
Apple Inc.		DRAWING NUMBER	SIZE
<SCH_NUM>		<E4LABEL>	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	50 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	36 OF 78
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

### SMC Reset "Button", Supervisor & AVREF Supply




MR1\* and MR2\* must both be low to cause manual reset. Used on mobiles to support SMC reset via keyboard.  
NOTE: Internal pull-ups are to VIN, not V+.

### Debug Power "Buttons"




### SMC Crystal Circuit

SMC USB Clock require these crystal values: 5, 6, 8, 10, 12, 16, 18, 20, 24, 25 MHz



### SMC12 PECI Support



SMC\_BC\_ACOK == SMC BC ACOK MAKE\_BASE=TRUE

SMC\_PME\_S4\_DARK\_L == SMC PME S4 DARK\_L MAKE\_BASE=TRUE

PM\_CLK32K\_SUSCLK\_R1 == SMC\_CLK32K PLACE\_NEAR=H0550\_A6115\_100


37 36 23 18	SMC_PME_S4_DARK_L	R5167	100K	1	2	5%	1/20W	MF	201
36	SMC_DP_HPD_L	R5168	100K	1	2	5%	1/20W	MF	201
68 37 36 34	SMC_ONOFF_L	R5170	10K	1	2	5%	1/20W	MF	201
38 36	SMC_SENSOR_ALERT_L	R5172	10K	1	2	5%	1/20W	MF	201
38 36 34	SMC_LID	R5171	100K	1	2	5%	1/20W	MF	201
68 36 36	SMC_TX_L	R5173	10K	1	2	5%	1/20W	MF	201
68 36 36	SMC_RX_L	R5174	100K	1	2	5%	1/20W	MF	201
71 36 33	SMC_DEBUGPRT_TX_L	R5175	20K	1	2	5%	1/20W	MF	201
71 36 33	SMC_DEBUGPRT_RX_L	R5176	20K	1	2	5%	1/20W	MF	201
68 36 36	SMC_TMS	R5177	10K	1	2	5%	1/20W	MF	201
68 36 36	SMC_TDO	R5178	10K	1	2	5%	1/20W	MF	201
68 36 36	SMC_TDI	R5179	10K	1	2	5%	1/20W	MF	201
68 36 36	SMC_TCK	R5180	10K	1	2	5%	1/20W	MF	201
52 51 37 36	SMC_BC_ACOK	R5187	100K	1	2	5%	1/20W	MF	201
36	SMC_S5_PWRGD_VIN	R5192	100K	1	2	5%	1/20W	MF	201
36	SMS_INT_L	R5193	10K	1	2	5%	1/20W	MF	201
37 36	CPU_THRMTRIP_3V3	R5117	100K	1	2	5%	1/20W	MF	201
68 45	SMC_ROMBOOT	R5188	1K	1	2	5%	1/20W	MF	201
61 56 36	SMC_PM_G2_EN	R5198	100K	1	2	5%	1/20W	MF	201
36 13	SMC_ADAPTER_EN	R5185	10K	1	2	5%	1/20W	MF	201
37 36	SMC_THRMTRIP	R5186	10K	1	2	5%	1/20W	MF	201
72 36 25 24 17	SMC_DELAYED_PWRGD	R5191	100K	1	2	5%	1/20W	MF	201
61 36	SMC_S4_WAKESRC_EN	R5190	100K	1	2	5%	1/20W	MF	201

SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
<b>SMC Shared Support</b>			
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		<E4LABEL>	<BRANCH>
		PAGE	51 OF 120
		SHEET	37 OF 78


SMC12 ADC Assignments

40 38 36	SMC_CPU_HI_ISENSE	=	SMC_CPU_HI_ISENSE	36 38 40
40 38 36	SMC_PBUS_VSENSE	=	SMC_PBUS_VSENSE	36 38 40
40 38 36	SMC_BMON_ISENSE	=	SMC_BMON_ISENSE	36 38 40
40 38 36	SMC_DCIN_ISENSE	=	SMC_DCIN_ISENSE	36 38 40
40 38 36	SMC_DCIN_VSENSE	=	SMC_DCIN_VSENSE	36 38 40
42 38 36	SMC_BMON_DISCRETE_ISENSE	=	SMC_BMON_DISCRETE_ISENSE	36 38 42
42 38 36	SMC_CPU_ISENSE	=	SMC_CPU_ISENSE	36 38 41
40 38 36	SMC_OTHER5V_HI_ISENSE	=	SMC_OTHER5V_HI_ISENSE	36 38 40
40 38 36	SMC_OTHER3V3_HI_ISENSE	=	SMC_OTHER3V3_HI_ISENSE	36 38 40
41 38 36	SMC_DDR_ISENSE	=	SMC_DDR_ISENSE	36 38 41
40 38 36	SMC_LCDBKLT_ISENSE	=	SMC_LCDBKLT_ISENSE	36 38 40
38 36	SMC_ADC11_PD	=	SMC_ADC11_PD	36 38
38 36	SMC_ADC12_PD	=	SMC_ADC12_PD	36 38
41 38 36	SMC_SSD_ISENSE	=	SMC_SSD_ISENSE	36 38 41
42 38 36	SMC_PP3V3S0_ISENSE	=	SMC_PP3V3S0_ISENSE	36 38 41
42 38 36	SMC_CAMERA_ISENSE	=	SMC_CAMERA_ISENSE	36 38 42
38 36	SMC_ADC16_PD	=	SMC_ADC16_PD	36 38
41 38 36	SMC_PP5VS0_ISENSE	=	SMC_PP5VS0_ISENSE	36 38 41
41 38 36	SMC_CPUDDR_ISENSE	=	SMC_CPUDDR_ISENSE	36 38 41
41 38 36	SMC_PCH_ISENSE	=	SMC_PCH_ISENSE	36 38 41
42 38 36	SMC_CPU_VSENSE	=	SMC_CPU_VSENSE	36 38 42
42 38 36	SMC_LCDPANEL_ISENSE	=	SMC_LCDPANEL_ISENSE	36 38 42
38 36	SMC_CPU_IMON_ISENSE	=	SMC_CPU_IMON_ISENSE	36 38 42
42 38 36	SMC_TBT_ISENSE	=	SMC_TBT_ISENSE	36 38 42

Thermal Alerts



Hall Effect Pads



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
677-0912	1	SUBASSY,PCBA HALL EFFECT,J44	J5250	CRITICAL	

639-4502 (J44 HALL EFFECT BOARD) REPORTS TO 677-0912

Specify one of these BOM GROUPS.

BOM GROUP	BOM OPTIONS
CPUTHRM:BOTH	CPUTHRM_THRM:SMC,CPUTHRM_ALERT:SMC
CPUTHRM:THRM	CPUTHRM_THRM:SMC,CPUTHRM_ALERT:PU
CPUTHRM:ALRT	CPUTHRM_THRM:PU,CPUTHRM_ALERT:SMC
CPUTHRM:NONE	CPUTHRM_THRM:PU,CPUTHRM_ALERT:PU

Specify one of these BOM GROUPS.

BOM GROUP	BOM OPTIONS
TBTHRM:BOTH	TBTHRM_THRM:SMC,TBTHRM_ALERT:SMC
TBTHRM:THRM	TBTHRM_THRM:SMC,TBTHRM_ALERT:PU
TBTHRM:ALRT	TBTHRM_THRM:PU,TBTHRM_ALERT:SMC
TBTHRM:NONE	TBTHRM_THRM:PU,TBTHRM_ALERT:PU
TBTHRM:GONE	

Requires EMC1412-1 or EMC1412-2 instead of EMC1412-A, new APN needs to be created.


SMC12 Pin Assignments

38 36	NC_SMBUS_SMC_4_ASF_SCL	=	NC_SMBUS_SMC_4_ASF_SCL	36 38
38 36	NC_SMBUS_SMC_4_ASF_SDA	=	NC_SMBUS_SMC_4_ASF_SDA	36 38
38 36	NC_BDV_BKL_PWM	=	NC_BDV_BKL_PWM	36 38
38 36	NC_SMC_SYS_LED	=	NC_SMC_SYS_LED	36 38
38 36	NC_SMC_GFX_THROTTLE_L	=	NC_SMC_GFX_THROTTLE_L	36 38
38 36	NC_SMC_GFX_OVERTEMP	=	NC_SMC_GFX_OVERTEMP	36 38
38 36	NC_SMC_FAN_1_CTL	=	NC_SMC_FAN_1_CTL	36 38
38 36	NC_SMC_FAN_1_TACH	=	NC_SMC_FAN_1_TACH	36 38
38 36	NC_SMC_5VSW_PWR_EN	=	NC_SMC_5VSW_PWR_EN	36 38
38 36	NC_SMC_FAN_5_CTL	=	NC_SMC_FAN_5_CTL	36 38
38 36	NC_SMC_BIL_BUTTON_L	=	NC_SMC_BIL_BUTTON_L	36 38
38 36	NC_MEM_EVENT_L	=	NC_MEM_EVENT_L	36 38
38 36	NC_SMC_T101_COM_1	=	NC_SMC_T101_COM_1	36 38
38 36	NC_SMC_ACTUATOR_DISABLE_L	=	NC_SMC_ACTUATOR_DISABLE_L	36 38

S4 SMC Wake Sources



Top Block Swap




SMC Project Support

Apple Inc.


Apple logo

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
52 OF 120	
SHEET	
38 OF 78	



SYNC MASTER=J44		SYNC DATE=08/12/2013	
<b>SMBus Connections</b>			
		DRAWING NUMBER	SIZE
		<SCH NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	53 OF 120
		SHEET	39 OF 78



**CPU High Side Current Sense (IC0R)**  
 Gain: 100x, EDP: 9.5 A  
 Rsense: 0.003 (R5400)  
 Vsense: 28.5 mV, Range: 11 A  
 SMC ADC: 00

**OTHER 5V High Side Current Sense (IO5R)**  
 Gain: 100x, EDP: 7 A  
 Rsense: 0.003 (R5410) or Rsense SHORT  
 Vsense: 21 mV, Range: 11 A  
 SMC ADC: 07

**OTHER 3.3V High Side Current Sense (IO3R)**  
 Gain: 200x, EDP: 5 A  
 Rsense: 0.003 (R5440) or Rsense SHORT  
 Vsense: 12 mV, Range: 5.5 A  
 SMC ADC: 08

**LCD Backlight Current Sense (IBLC)**  
 Gain: 100x, EDP: 0.9 A  
 Rsense: 0.025 (R7700)  
 Vsense: 22.5 mV, Range: 1.32 A  
 SMC AD: 10

**PBUS Voltage Sense & Enable (VP0R)**  
 Gain: 0.167x  
 Vnominal: 12.6 V, Range: 19.7 V  
 SMC ADC: 01

**DC In Voltage Sense & Enable (VD0R)**  
 Gain: 0.148x  
 Vnominal: 16.5 V, Range: 22.29 V  
 SMC ADC: 04

**Charger (BMON) Current Sense (IPBR)**  
 Charger Gain: 36x, EDP: 8 A  
 Rsense: 0.005 (R7150)  
 SMC ADC: 02

**DC-IN (AMON) Current Sense (ID0R)**  
 Charger Gain: 20x, EDP: 4.6 A  
 Rsense: 0.020 (R7120)  
 SMC ADC: 03

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES, MET, FLIM, 100K, 1/16W, 0201, SMD, LF	C5419, C5449		OTHERRC:NO
117S0008	1	RES, MET, FLIM, 100K, 1/16W, 0201, SMD, LF	C5459		LOADRC:NO

SYNC MASTER=J44  
 SYNC DATE=08/12/2018

**Power Sensors: High Side**


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE  
 PROPERTY OF APPLE INC. AND IS UNCLASSIFIED  
 EXCEPT WHERE SHOWN OTHERWISE. THE  
 POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 I I NOT TO REPRODUCE OR COPY IT  
 I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 I I ALL RIGHTS RESERVED

40 OF 78


### PCH 1.05V Current Sense (IC1C)

Gain: 500x, EDP: 5 A  
 Rsense: 0.001 (R7640) or Rsense SHORT  
 Vsense: 5 mV, Range: 6.6 A  
 SMC ADC: 19




### CPU Fixed Current Sense (IC0C)

Gain: 219.33x, EDP: 40 A  
 Rsense: 2x of 0.00075 (R7310, R7320), Rsum: 0.000375  
 Vsense: 15 mV, Range: 40.12 A  
 SMC ADC: 06




### DDR 1.35V S3 (CPU & Memory) Current Sense (IM0C)

Gain: 100x, EDP: 9 A  
 Rsense: 0.002 (R7450) or XW7450  
 Vsense: 21 mV, Range: 16.5 A  
 SMC ADC: 09




### SSD Current Sense (ISDC)

Gain: 100x, EDP: 5 A (16.5 W)  
 Rsense: 0.005 (R5580)  
 Vsense: 25 mV, Range: 6.6 A  
 SMC ADC: 13




### CPU DDR 1.35V S3 (CPU Only) Current Sense (IM1C)

Gain: 200x, EDP: 2.5 A  
 Rsense: 0.005 (R5510) or Rsense SHORT  
 Vsense: 12.5 mV, Range: 6.6 A  
 SMC ADC: 18




### CPU High Side Current (IC0R) Threshold Alert

Gain: 100x  
 Rsense: 0.003 (R5400)




### 3.3V S0 Rail Current Sense (IR3C)

Gain: 500x, EDP: 1.0 A  
 Rsense: 0.005 (R5520) or Rsense SHORT  
 Vsense: 21.5 mV, Range: 1.32 A  
 SMC ADC: 14



### 5V S0 Rail Current Sense (IR5C)

Gain: 500x, EDP: 1.0 A  
 Rsense: 0.005 (R5530) or Rsense SHORT  
 Vsense: 23.5 mV, Range: 1.32 A  
 SMC ADC: 17



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	2	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5569,C5519		LOADRC:NO
117S0008	3	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5529,C5539,C5549		LOADRC:NO
117S0008	1	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5579		DDRRRC:NO

SYNC MASTER=J44 SYNC DATE=08/12/2013


**Power Sensors: Load Side**

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 55 OF 120  
 SHEET: 41 OF 78


CPU High Side (IC0R) Peak Detection Support



In battery discharge scenario negative voltage will be present on IN+/- pins with INA output voltage decreasing from 3.3V with increasing discharge current.

SENSE+ pins of EMC1704 sink 10-20uA current. This deviation has been designed in our Peak Detection circuit. With 10uA sink: 0.125A - 2.1A -> 13mV - 83 mV With 20uA sink: 0.125A - 2.1A -> 23mV - 92 mV


Thunderbolt TBT Current/Voltage Sense (IHSC/VHSC)



Gain: 200x. EDP: 2.8 A  
Rsense: 0.005 (R5640) or Rsense SHORT  
Vsense: 14 mV, Range: 3.3 A  
SMC AD: 23

Battery BMON Discrete Current Sense (IP0R) & Threshold Alert


Gain: 50x. EDP: 8 A  
Rsense: 0.005 (R7150)  
Vsense: 50 mV, Range: 13.2 A  
SMC AD: 05



CHGR\_CS0\_R/P/N are swapped on purpose to measure Battery discharge power into system.


Trip Target on Battery current: 3.5 A  
Hysteresis Circuit:  
Vref = 0.854 V  
Vth = 0.758 V -> 3.031 A on Battery current  
Vtl = 0.887 V -> 3.549 A on Battery current  
Hysteresis Margin = 0.518 A

LCD Panel Current Sense (ILDC)




Gain: 500x. EDP: 1 A  
RSENSE: 0.005 (R8320) or Rsense SHORT  
Vsense: 5 mV, Range: 1.32 A  
SMC AD: 21

Camera (S2 Controller) Current Sense (ICMC)




Gain: 500x. EDP: 0.82 A  
Rsense: 0.005 (R5610) or XW5610  
Vsense: 4.1 mV, Range: 1.32 A  
SMC AD: 15

CPU Core Voltage Sense (VC0C)



SMC ADC: 20

CPU Core IMON Current Sense (IC2C)



Gain: 1 A / 28.273 mV, Range: 40 A.  
SMC ADC: 22  
CPUVR IMON

With R7210 (Ri) set to 316 Ohm, R7310 (Rsen) set to 0.75 mOhm, R7230 set to 95.3 kOhm, Num Phases (N) is 2, and Io (ICmax) is 40A, then 1A of Io gives 28.273mV at the Vimon.

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	4	RES,MTL FILM,100K,1/16W,0201,SMD,LF	C5619,C5629,C5649		
117S0008	1	RES,MTL FILM,100K,1/16W,0201,SMD,LF	C5679		

SYNC MASTER=144 SYNC DATE=08/12/2013

Power Sensors: Extended

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH NUM> D  
REVISION: <E4LABEL>  
BRANCH: <BRANCH>  
PAGE: 56 OF 120  
SHEET: 42 OF 78

**Thermal Sensor A:  
Thunderbolt Die, MLB Proximity**

I2C Write: 0xD8, I2C Read: 0xD9

**Thermal Diode: TBT Die (THSP)**  
Placement Note:  
The P leg connects to THERMDA pin of the TBT chip, the N leg connect to pin AA8.




U5850 I2C Address:  
By setting R5851 to 15k, I2C address for U5850 is 0xD8/0xD9.

**Thermal Diode: MLB Proximity (TMLB)**  
Placement Note:  
Place U5850 on the TOP side, on the left portion of the board, 1" to the right of USB connector.

**Thermal Sensor B & CPU High Peak Detection:  
CPU Proximity, Memory Proximity, Airflow, Fin Stack Proximity**

I2C Write: 0x98, I2C Read: 0x99

**Thermal Diode: Airflow (TA0P)**  
Placement Note:  
Place Q5871, Airflow thermal indicator, above the SSD, on the BOTTOM side.



**Thermal Diode: Memory Proximity (TM0P)**  
Placement Note:  
Place Q5872 between two rows of Memory devices, between channel A and B, on the BOTTOM side.


**Thermal Diode: CPU Proximity (TC0P)**  
Placement Note:  
Place Q5873 under the CPU, on the BOTTOM side.

**Thermal Sensor: Fin Stack Proximity (Th1H)**  
Placement Note:  
Place U5870 at corner near Fan, on the TOP side.


SYNC MASTER=144		SYNC DATE=08/12/2013	
PAGE TITLE			
<b>Thermal Sensors</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	58 OF 120
		SHEET	43 OF 78

# FAN CONNECTOR

KEEP THE 5 PIN CONNECTOR FROM D1



SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
Fan			
Apple Inc.		DRAWING NUMBER	SIZE
<SCH_NUM>		<SCH_NUM>	D
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		60 OF 120	
SHEET		44 OF 78	



**SPI ROM**

Dual-IO Mode (Mode 0 & 3) supported.  
 SPI Frequency: 50MHz for CPU, 20MHz for SMC.

**LPC+SPI Connector  
 (Matt Card Connector)**

LPCPLUS  
 CRITICAL  
**J6100**  
 DF40C-30DP-0.4V  
 M-SI-SM

NOTE: If HOLD\* is asserted ROM will ignore SPI cycles in normal and Dual-IO modes.

NOTE: Not all ROM APNs currently used support Quad-IO. Also not compatible with Matt card ROM override. Quad-IO support is for experimentation only.

**SPI Bus Series Termination**


Matt Card ROM Slave

SPI ROM Slave

SYNC MASTER=J44		SYNC DATE=08/12/2013	
LPC+SPI Debug Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	61 OF 120
		SHEET	45 OF 78


# AUDIO CODEC, ANALOG BLOCKS

APPLE P/N 353S4080




## 4.5V POWER SUPPLY FOR CODEC

APPLE P/N 353S2456



SYNC MASTER=144		SYNC DATE=08/12/2011	
PAGE TITLE			
AUDIO:CODEC, ANALOG		DRAWING NUMBER	SIZE
Apple Inc.		<SCH NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	62 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	46 OF 78
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	

AUDIO CODEC, DIGITAL BLOCKS  
APPLE P/N 353S4080







SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
<b>AUDIO:CODEC, DIGITAL</b>			
Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		BRANCH
	<E4LABEL>		<BRANCH>
	PAGE		SHEET
63 OF 120		47 OF 78	


### 4X MONO SPEAKER AMPLIFIERS (MAX98300 & SSM2375)

APN: 353S2888 & 353S2958  
GAIN = +3 DB  
1ST ORDER FC (L&R) = NOM 569 HZ  
1ST ORDER FC (SUB) = NOM 9 HZ



www.laptop-schematics.com



SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
AUDIO: SPEAKER AMP		DRAWING NUMBER	SIZE
Apple Inc.		<SCH NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<E4LABEL>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	<BRANCH>
II NOT TO REPRODUCE OR COPY IT		PAGE	64 OF 120
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	48 OF 78
IV ALL RIGHTS RESERVED			



R/C6550 FILTER TO ADDRESS OUT-OF-BAND NOISE ISSUE SEEN ON EARLY HEADSETS (SEE RADAR # 6210118)



SYNC MASTER=144		SYNC DATE=08/12/2013	
<b>AUDIO: JACK</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	
		PAGE	65 OF 120
		SHEET	49 OF 78

CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL
HP/HS OUT	0X02 (2)	0X02 (2)	0X10 (16)	N/A
TWEETERS	0X03 (3)	0X03 (3)	0X12 (18)	CODEC GPIO0
SUB	0X04 (4)	0X04 (4)	0X13 (19)	CODEC GPIO0
SPDIF OUT	N/A	0X0E (14)	0X21 (33)	N/A

CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF
DMIC 1	0X09 (9)	0X1C (28)	3.3V
DMIC 2	0X09 (9)	0X1C (28)	3.3V
HEADSET MIC	0X07 (7)	0X18 (24)	2.7V


OTHER CODEC GPIO LINES

LEFT SPEAKER ID	GPIO2 INPUT	HIGH = FG, LOW = MERRY
RIGHT SPEAKER ID	GPIO3 INPUT	HIGH = FG, LOW = MERRY
DFET CONTROL	GPIO4 OUTPUT	HIGH = DFETS OPEN


SPEAKER CONNECTOR

HP=80HZ  
APN: 518S0672

CRITICAL  
J6602  
78171-6006  
M-RT-SM





CRITICAL  
J6603  
78171-6006  
M-RT-SM



2-MIC CONNECTOR

APN: 518S0818

CRITICAL  
J6601  
FF14A-6C-R11DL-B-3H  
F-RT-SM



APN: 514-0875

J6600

AUDIO-SPDIF-J44

F-RT-TH

5 MIC

6 AUDIO GND

2 2RTN

1 DET2

8 DET1

7 1RTN

3 R.AUDIO

4 AUDIO GND

AUDIO

9 VIN

10 VDD

11 GND

OPERATING VOLTAGE 3.3

POF

12 SHELL

13 PINS

14

15

SYNC MASTER=J44 SYNC DATE=08/12/2011


**AUDIO: JACK TRANSLATORS**

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
<SCH NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
66 OF 120	
SHEET	
50 OF 78	

MagSafe DC Power Jack



1-Wire OverVoltage Protection  
The chassis ground will otherwise float and can send transients onto ADAPTER\_SENSE when AC is connected.

Input impedance of 68K meets sparkitechure requirements for both MPM4 and MPM5.

When input voltage is 2V the FET will be off blocking the leakage path and 22.1K can be properly detected.  
When input voltage is at 16V+, FET will conduct and power charger and 3.42V reg

3.425V "G3Hot" Supply  
Supply needs to guarantee 3.31V delivered to SMC VRef generator

$$V_{out} = 1.25V * (1 + R_a / R_b)$$


DC-In & Battery Connectors	
Apple Inc.	DRAWING NUMBER <SCH NUM> D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION <E4LABEL> BRANCH <BRANCH> PAGE 70 OF 120 SHEET 51 OF 78

# Reverse-Current Protection

## Inrush Limiter


For Erp Lot6 spec

NOSTUFF




SYNC MASTER=144		SYNC DATE=08/12/2013	
PAGE TITLE			
PBus Supply & Battery Charger			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION			
<E4LABEL>			
BRANCH			
<BRANCH>			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		71 OF 120	
SHEET		52 OF 78	

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S4170	1	IC, ISL95826R6200, PWM, PGOOD, SCREEN, 32P, QFN	U7200	CRITICAL	




SYNC MASTER=144		SYNC DATE=08/12/2013	
PAGE TITLE			
CPU VR12.6 VCC Regulator IC			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	72 OF 120
		SHEET	53 OF 78
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			



SYNCH MASTER=144		SYNCH DATE=08/12/2013	
CPU VR12.5 VCC Power Stage			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	73 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	54 OF 78
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

# DDR3L (1V35 S3) REGULATOR




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0411	1	RES,MTL FILM,1/16W,100K,1,0402,SMD,LF	R7416	CRITICAL	PPDDR:1V5
114S0391	1	RES,MTL FILM,1/16W,60.4K,1,0402,SMD,LF	R7416	CRITICAL	PPDDR:1V35
376S0612	1	MOSFET,N-CH,30V,100MA,7.00HM,SOT-723,HF	Q7419	CRITICAL	PPDDR:1V5
114S0428	1	RES, MTL FILM,1/16W,150k,0402,SMD,LF	R7419	CRITICAL	PPDDR:1V5

SYNC MASTER/SLAVE		PAGE TITLE		DRAWING NUMBER		SIZE	
		1.35V DDR3 SUPPLY		<SCH_NUM>		D	
Apple Inc.		REVISION		<E4LABEL>			
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		<BRANCH>			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		74 OF 120			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		55 OF 78			
II NOT TO REPRODUCE OR COPY IT							
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART							
IV ALL RIGHTS RESERVED							



1.05V S0 Regulator

www.laptop-schematics.com




www.laptop-schematics.com

SYNC MASTER=144		SYNC DATE=08/12/2013	
PAGE TITLE			
1.05V S0 Power Supply			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
76 OF 120		57 OF 78	

Page Notes

Power aliases required by this page:  
 - =PPVIN\_S0SW\_LCDBKLTFT (9-12.6V LCD BACKLIGHT INPUT)  
 - =PP5V\_S0\_BKLT (5V BACKLIGHT DRIVER INPUT)  
 - =PP5V\_S0SW\_KBDLED (5V KEYBOARD BACKLIGHT INPUT)

BOM options provided by this page:  
 BKLT:ENG - Stuffs 10.2 ohm series R for engineering builds  
 BKLT:PROD - Stuffs 0 ohm series R for production



PLATFORM\_RESET NO LONGER GATES THE BKLT\_EN AS BOTH COME FROM PCH NOW

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES,MTL,PTLM,0 OHM,1A MAX,0402,SMD	R7720,R7721	CRITICAL	BKLT:PROD

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES,MTL,PTLM,0 OHM,1A MAX,0402,SMD	R7720,R7721	CRITICAL	BKLT:PROD

- PP5V\_S0\_BKLT\_A 58  
MIN\_LINE\_WIDTH=2 MM  
MIN\_NECK\_WIDTH=0.25 MM  
VOLTAGE=5V
- PP5V\_S0\_BKLT\_D 58  
MIN\_LINE\_WIDTH=2 MM  
MIN\_NECK\_WIDTH=0.25 MM  
VOLTAGE=5V
- PPVIN\_S0SW\_LCDBKLT\_F 58  
MIN\_LINE\_WIDTH=2 MM  
MIN\_NECK\_WIDTH=0.25 MM  
VOLTAGE=12.9V
- PPVIN\_S0SW\_LCDBKLT\_R 58  
MIN\_LINE\_WIDTH=2 MM  
MIN\_NECK\_WIDTH=0.25 MM  
VOLTAGE=12.9V
- PPVIN\_S0SW\_LCDBKLT\_FET 58  
MIN\_LINE\_WIDTH=2 MM  
MIN\_NECK\_WIDTH=0.25 MM  
VOLTAGE=12.9V
- PPVIN\_S0SW\_LCDBKLT 58  
MIN\_LINE\_WIDTH=2 MM  
MIN\_NECK\_WIDTH=0.25 MM  
VOLTAGE=12.9V
- LCDBKLT\_FET\_DRV\_R 58  
MIN\_LINE\_WIDTH=2 MM  
MIN\_NECK\_WIDTH=0.25 MM  
VOLTAGE=5V  
GATE\_MODE=TRUE  
DIDT=TRUE
- LCDBKLT\_FET\_DRV 58  
MIN\_LINE\_WIDTH=2 MM  
MIN\_NECK\_WIDTH=0.25 MM  
VOLTAGE=5V  
GATE\_MODE=TRUE  
DIDT=TRUE
- LCDBKLT\_SW 58  
MIN\_LINE\_WIDTH=2 MM  
MIN\_NECK\_WIDTH=0.25 MM  
VOLTAGE=5V  
SWITCH\_MODE=TRUE  
DIDT=TRUE
- PPVIN\_SW\_LCDBKLT\_SW 58  
MIN\_LINE\_WIDTH=2 MM  
MIN\_NECK\_WIDTH=0.25 MM  
VOLTAGE=5V  
SWITCH\_MODE=TRUE  
DIDT=TRUE
- PP5V\_S0\_KBDBKLT\_SW 58  
MIN\_LINE\_WIDTH=2 MM  
MIN\_NECK\_WIDTH=0.25 MM  
VOLTAGE=5V  
SWITCH\_MODE=TRUE  
DIDT=TRUE
- PPVOUT\_S0\_LCDBKLT 58 62 68  
MIN\_LINE\_WIDTH=0.5 MM  
MIN\_NECK\_WIDTH=0.25 MM  
VOLTAGE=5V
- PPVOUT\_S0\_KBDBKLT 35 58 68  
MIN\_LINE\_WIDTH=0.5 MM  
MIN\_NECK\_WIDTH=0.25 MM  
VOLTAGE=40V
- PPVOUT\_BKLT\_FB2 58  
MIN\_LINE\_WIDTH=0.4 MM  
MIN\_NECK\_WIDTH=0.25 MM  
VOLTAGE=40V
- PPVOUT\_BKLT\_FB 58  
MIN\_LINE\_WIDTH=0.4 MM  
MIN\_NECK\_WIDTH=0.25 MM  
VOLTAGE=40V

SYNC MASTER=144 SYNC DATE=08/12/2011

**LCD AND KBD BKLT DRIVER**

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM>  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 77 OF 120  
 SHEET: 58 OF 78

D

D

C

C


B

B

A


A

### 1.5V S0 Switcher



### 1.05V SUS LDO

Cougar Point requires JTAG pull-ups to be powered at 1.05V when SUS suspend well is active. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.



www.laptop-schematics.com

SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE Misc Power Supplies			
Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION	BRANCH	
	<E4LABEL>	<BRANCH>	
	PAGE	78 OF 120	
	SHEET	59 OF 78	

### 1.5V S0 Audio Switch (BYPASSED)

Loading specs per J41/43\_PowerBudget\_Riviera\_rev0.99e

### 3.3V SUS Switch

### 1.05V PCH HSIO Switch

### 3.3V S4 Switch










### 3.3V SSD Switch

### 3.3V S3 Switch

### 3.3V S0 Switch






### 3.3V Sensor Switch

### 5V S0 Switch





REMOVED THE ANALOG POWER GATE AS SLG5AP1471 SHOULD BE AVAILABLE BY THEN

SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE		DRAWING NUMBER	SIZE
Power FETs		<SCH_NUM>	D
Apple Inc.		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	80 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	60 OF 78
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




### Mobile System Power State Table

State	PM_SLP_S4_L	PM_SLP_S3_R_L	PM_SLP_S3_BUF_L	PM_SLP_S3_BUF_R	PM_SLP_S3_R_L	PM_SLP_S3_R_L
Full (S0)	1	1	1	1	1	1
Standby (S1)	1	1	1	1	1	1
Deep Standby (S2)	0	1	1	0	1	1
Deep Standby (S3)	1	1	1	0	0	0
Deep Standby (S4)	1	1	1	0	0	0
Deep Standby (S5)	1	1	1	0	0	0
Deep Standby (S6)	1	1	1	0	0	0
Deep Standby (S7)	1	1	1	0	0	0
Deep Standby (S8)	1	1	1	0	0	0
Deep Standby (S9)	1	1	1	0	0	0
Deep Standby (S10)	1	1	1	0	0	0
Deep Standby (S11)	1	1	1	0	0	0
Deep Standby (S12)	1	1	1	0	0	0
Deep Standby (S13)	1	1	1	0	0	0
Deep Standby (S14)	1	1	1	0	0	0
Deep Standby (S15)	1	1	1	0	0	0
Deep Standby (S16)	1	1	1	0	0	0
Deep Standby (S17)	1	1	1	0	0	0
Deep Standby (S18)	1	1	1	0	0	0
Deep Standby (S19)	1	1	1	0	0	0
Deep Standby (S20)	1	1	1	0	0	0
Deep Standby (S21)	1	1	1	0	0	0
Deep Standby (S22)	1	1	1	0	0	0
Deep Standby (S23)	1	1	1	0	0	0
Deep Standby (S24)	1	1	1	0	0	0
Deep Standby (S25)	1	1	1	0	0	0
Deep Standby (S26)	1	1	1	0	0	0
Deep Standby (S27)	1	1	1	0	0	0
Deep Standby (S28)	1	1	1	0	0	0
Deep Standby (S29)	1	1	1	0	0	0
Deep Standby (S30)	1	1	1	0	0	0
Deep Standby (S31)	1	1	1	0	0	0
Deep Standby (S32)	1	1	1	0	0	0
Deep Standby (S33)	1	1	1	0	0	0
Deep Standby (S34)	1	1	1	0	0	0
Deep Standby (S35)	1	1	1	0	0	0
Deep Standby (S36)	1	1	1	0	0	0
Deep Standby (S37)	1	1	1	0	0	0
Deep Standby (S38)	1	1	1	0	0	0
Deep Standby (S39)	1	1	1	0	0	0
Deep Standby (S40)	1	1	1	0	0	0
Deep Standby (S41)	1	1	1	0	0	0
Deep Standby (S42)	1	1	1	0	0	0
Deep Standby (S43)	1	1	1	0	0	0
Deep Standby (S44)	1	1	1	0	0	0
Deep Standby (S45)	1	1	1	0	0	0
Deep Standby (S46)	1	1	1	0	0	0
Deep Standby (S47)	1	1	1	0	0	0
Deep Standby (S48)	1	1	1	0	0	0
Deep Standby (S49)	1	1	1	0	0	0
Deep Standby (S50)	1	1	1	0	0	0
Deep Standby (S51)	1	1	1	0	0	0
Deep Standby (S52)	1	1	1	0	0	0
Deep Standby (S53)	1	1	1	0	0	0
Deep Standby (S54)	1	1	1	0	0	0
Deep Standby (S55)	1	1	1	0	0	0
Deep Standby (S56)	1	1	1	0	0	0
Deep Standby (S57)	1	1	1	0	0	0
Deep Standby (S58)	1	1	1	0	0	0
Deep Standby (S59)	1	1	1	0	0	0
Deep Standby (S60)	1	1	1	0	0	0
Deep Standby (S61)	1	1	1	0	0	0
Deep Standby (S62)	1	1	1	0	0	0
Deep Standby (S63)	1	1	1	0	0	0
Deep Standby (S64)	1	1	1	0	0	0
Deep Standby (S65)	1	1	1	0	0	0
Deep Standby (S66)	1	1	1	0	0	0
Deep Standby (S67)	1	1	1	0	0	0
Deep Standby (S68)	1	1	1	0	0	0
Deep Standby (S69)	1	1	1	0	0	0
Deep Standby (S70)	1	1	1	0	0	0
Deep Standby (S71)	1	1	1	0	0	0
Deep Standby (S72)	1	1	1	0	0	0
Deep Standby (S73)	1	1	1	0	0	0
Deep Standby (S74)	1	1	1	0	0	0
Deep Standby (S75)	1	1	1	0	0	0
Deep Standby (S76)	1	1	1	0	0	0
Deep Standby (S77)	1	1	1	0	0	0
Deep Standby (S78)	1	1	1	0	0	0
Deep Standby (S79)	1	1	1	0	0	0
Deep Standby (S80)	1	1	1	0	0	0
Deep Standby (S81)	1	1	1	0	0	0
Deep Standby (S82)	1	1	1	0	0	0
Deep Standby (S83)	1	1	1	0	0	0
Deep Standby (S84)	1	1	1	0	0	0
Deep Standby (S85)	1	1	1	0	0	0
Deep Standby (S86)	1	1	1	0	0	0
Deep Standby (S87)	1	1	1	0	0	0
Deep Standby (S88)	1	1	1	0	0	0
Deep Standby (S89)	1	1	1	0	0	0
Deep Standby (S90)	1	1	1	0	0	0
Deep Standby (S91)	1	1	1	0	0	0
Deep Standby (S92)	1	1	1	0	0	0
Deep Standby (S93)	1	1	1	0	0	0
Deep Standby (S94)	1	1	1	0	0	0
Deep Standby (S95)	1	1	1	0	0	0
Deep Standby (S96)	1	1	1	0	0	0
Deep Standby (S97)	1	1	1	0	0	0
Deep Standby (S98)	1	1	1	0	0	0
Deep Standby (S99)	1	1	1	0	0	0
Deep Standby (S100)	1	1	1	0	0	0



LCD PANEL INTERFACE (eDP)  
NEEDS FINAL CHECK AGAINST UPDATE FOR NEW PANEL




SYNC MASTER=144 SYNC DATE=08/12/2011

**eDP Display Connector**

Apple Inc.

DRAWING NUMBER: <SCH NUM> D  
REVISION: <E4LABEL>  
BRANCH: <BRANCH>  
PAGE: 83 OF 120  
SHEET: 62 OF 78

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED



RIO FLEX CONNECTOR

RIO Power Connector


J9510  
DF40BG-70DP-0.4V  
M-ST-SM  
516S1059  
CRITICAL

518S0882  
J9500  
504050-0491  
M-RT-SM

NOTE: This connector is shielded 70P Hirose Plug APN 516S1059, mates with APN 516S1058.

SYNC MASTER=J44		SYNC DATE=08/12/2013	
<b>RIO Connector</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	95 OF 120
		SHEET	63 OF 78

DISPLAY MUX: DP OR HDMI



NOTE: HDMI ML SWIZZLED INTENTIONALLY AS PER TABLE 9-1 HASWELL-ULT PDG

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
343S0666	1	IC, SAK,AP4179,DP MUX CTRLR,TDFN-8	U9700	CRITICAL	

PRIORITY 0 = HDMI WINS OVER DP  
 PRIORITY 1 = DP WINS OVER HDMI

AUX\_SEL 0 = AUX ONLY  
 AUX\_SEL 1 = DDC ONLY  
 AUX\_SEL Vdd/2 = AUX & DDC


Display Mux: HDMI vs DP

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 97 OF 120  
 SHEET: 64 OF 78



TBT RAILS (OFF WHEN NO CABLE)

1.5V/1.35V/1.05V RAILS

CPU "V CORE" RAILS

5V Rails

Digital Ground

SYNC MASTER=144		SYNC DATE=08/12/2013	
PAGE TITLE		DRAWING NUMBER	
 Apple Inc.		<SCH_NUM>	D
		REVISION	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<E4LABEL>	BRANCH
		<BRANCH>	
PAGE		100 OF 120	
SHEET		65 OF 78	


MEMORY ADDRESS/CTRL

HDMI VS TBT

MEM A A<0>	MEM A A<1>	MEM A A<2>	MEM A A<3>	MEM A A<4>	MEM A A<5>	MEM A A<6>	MEM A A<7>	MEM A A<8>	MEM A A<9>	MEM A A<10>	MEM A A<11>	MEM A A<12>	MEM A A<13>	MEM A A<14>
TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE

DP TBTSNK1 ML C P<0>	DP TBTSNK1 ML C N<0>	DP TBTSNK1 ML C P<1>	DP TBTSNK1 ML C N<1>	DP TBTSNK1 ML C P<2>	DP TBTSNK1 ML C N<2>	DP TBTSNK1 ML C P<3>	DP TBTSNK1 ML C N<3>	DP HDMI TBT AUX P	DP HDMI TBT AUX N	DP HDMI TBT DDC CLK	DP HDMI TBT DDC DATA	DPMUX HPD OUT
TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE

MEM B A<0>	MEM B A<1>	MEM B A<2>	MEM B A<3>	MEM B A<4>	MEM B A<5>	MEM B A<6>	MEM B A<7>	MEM B A<8>	MEM B A<9>	MEM B A<10>	MEM B A<11>	MEM B A<12>	MEM B A<13>	MEM B A<14>
TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE



EPD PANEL

I2C BKLT_SCL	I2C BKLT_SDA
TRUE	TRUE


UNUSED SIGNALS

MEM A ODT_CPU0	MEM A_RAS_L	MEM A_WE_L	MEM A_CAS_L	MEM A_BA<0>	MEM A_BA<1>	MEM A_BA<2>
TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE

NC_PCIE_CLK100M_FWP	NC_PCIE_CLK100M_FWN	NC_PCIE_FW_D2RP	NC_PCIE_FW_D2RN	NC_PCIE_FW_R2D_CP	NC_PCIE_FW_R2D_CN	NC_PCIE_CLK100M_ENETSDP	NC_PCIE_CLK100M_ENETSDN	NC_USB_IRP	NC_USB_IRN	NC_USB_CAMERAP	NC_USB_CAMERAN	NC_USB_SDP	NC_USB_SDN	NC_HDA_SDIN1	NC_PCI_PME_L	NC_CLINK_CLK	NC_CLINK_DATA	NC_CLINK_RESET_L	
TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE

UNUSED MEMORY SIGNALS

NC_MEM_A_CLKN<1>	NC_MEM_A_CLKP<1>	MEM_A_CKE<2>	NC_MEM_A_CKE<3>	NC_MEM_B_CLKN<1>	NC_MEM_B_CLKP<1>	MEM_B_CKE<2>	NC_MEM_B_CKE<3>
TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE



Signal Aliases

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER	<SCH_NUM>
REVISION	<E4LABEL>
BRANCH	<BRANCH>
PAGE	102 OF 120
SHEET	66 OF 78

D

D

Memory Bit/Byte Swizzle

C

C

B

B

A

A

73 68 7	TRUE	MEM A DQ<0>	==MEM A DQ<60>	20
73 68 7	TRUE	MEM A DQ<1>	==MEM A DQ<56>	20
73 68 7	TRUE	MEM A DQ<2>	==MEM A DQ<57>	20
73 68 7	TRUE	MEM A DQ<3>	==MEM A DQ<61>	20
73 68 7	TRUE	MEM A DQ<4>	==MEM A DQ<62>	20
73 68 7	TRUE	MEM A DQ<5>	==MEM A DQ<58>	20
73 68 7	TRUE	MEM A DQ<6>	==MEM A DQ<59>	20
73 68 7	TRUE	MEM A DQ<7>	==MEM A DQ<63>	20
73 68 7	TRUE	MEM A DQ<8>	==MEM A DQ<44>	20
73 68 7	TRUE	MEM A DQ<9>	==MEM A DQ<40>	20
73 68 7	TRUE	MEM A DQ<10>	==MEM A DQ<45>	20
73 68 7	TRUE	MEM A DQ<11>	==MEM A DQ<47>	20
73 68 7	TRUE	MEM A DQ<12>	==MEM A DQ<46>	20
73 68 7	TRUE	MEM A DQ<13>	==MEM A DQ<42>	20
73 68 7	TRUE	MEM A DQ<14>	==MEM A DQ<41>	20
73 68 7	TRUE	MEM A DQ<15>	==MEM A DQ<43>	20
73 68 7	TRUE	MEM A DQ<16>	==MEM A DQ<20>	20
73 68 7	TRUE	MEM A DQ<17>	==MEM A DQ<18>	20
73 68 7	TRUE	MEM A DQ<18>	==MEM A DQ<23>	20
73 68 7	TRUE	MEM A DQ<19>	==MEM A DQ<19>	20
73 68 7	TRUE	MEM A DQ<20>	==MEM A DQ<17>	20
73 68 7	TRUE	MEM A DQ<21>	==MEM A DQ<21>	20
73 68 7	TRUE	MEM A DQ<22>	==MEM A DQ<22>	20
73 68 7	TRUE	MEM A DQ<23>	==MEM A DQ<16>	20
73 68 7	TRUE	MEM A DQ<24>	==MEM A DQ<38>	20
73 68 7	TRUE	MEM A DQ<25>	==MEM A DQ<36>	20
73 68 7	TRUE	MEM A DQ<26>	==MEM A DQ<37>	20
73 68 7	TRUE	MEM A DQ<27>	==MEM A DQ<39>	20
73 68 7	TRUE	MEM A DQ<28>	==MEM A DQ<34>	20
73 68 7	TRUE	MEM A DQ<29>	==MEM A DQ<32>	20
73 68 7	TRUE	MEM A DQ<30>	==MEM A DQ<35>	20
73 68 7	TRUE	MEM A DQ<31>	==MEM A DQ<33>	20
73 68 7 20 7	TRUE	MEM A DQ<32>	==MEM A DQ<32>	7 20 67 68 73
73 68 7	TRUE	MEM A DQ<33>	==MEM A DQ<24>	20
73 68 7	TRUE	MEM A DQ<34>	==MEM A DQ<25>	20
73 68 7	TRUE	MEM A DQ<35>	==MEM A DQ<29>	20
73 68 7	TRUE	MEM A DQ<36>	==MEM A DQ<30>	20
73 68 7	TRUE	MEM A DQ<37>	==MEM A DQ<26>	20
73 68 7	TRUE	MEM A DQ<38>	==MEM A DQ<31>	20
73 68 7	TRUE	MEM A DQ<39>	==MEM A DQ<27>	20
73 68 7	TRUE	MEM A DQ<40>	==MEM A DQ<12>	20
73 68 7	TRUE	MEM A DQ<41>	==MEM A DQ<8>	20
73 68 7	TRUE	MEM A DQ<42>	==MEM A DQ<11>	20
73 68 7	TRUE	MEM A DQ<43>	==MEM A DQ<15>	20
73 68 7	TRUE	MEM A DQ<44>	==MEM A DQ<14>	20
73 68 7	TRUE	MEM A DQ<45>	==MEM A DQ<10>	20
73 68 7	TRUE	MEM A DQ<46>	==MEM A DQ<9>	20
73 68 7	TRUE	MEM A DQ<47>	==MEM A DQ<13>	20
73 68 7	TRUE	MEM A DQ<48>	==MEM A DQ<53>	20
73 68 7	TRUE	MEM A DQ<49>	==MEM A DQ<55>	20
73 68 7	TRUE	MEM A DQ<50>	==MEM A DQ<50>	20
73 68 7	TRUE	MEM A DQ<51>	==MEM A DQ<54>	20
73 68 7	TRUE	MEM A DQ<52>	==MEM A DQ<52>	20
73 68 7	TRUE	MEM A DQ<53>	==MEM A DQ<48>	20
73 68 7	TRUE	MEM A DQ<54>	==MEM A DQ<51>	20
73 68 7	TRUE	MEM A DQ<55>	==MEM A DQ<49>	20
73 68 7	TRUE	MEM A DQ<56>	==MEM A DQ<2>	20
73 68 7	TRUE	MEM A DQ<57>	==MEM A DQ<1>	20
73 68 7	TRUE	MEM A DQ<58>	==MEM A DQ<6>	20
73 68 7	TRUE	MEM A DQ<59>	==MEM A DQ<4>	20
73 68 7	TRUE	MEM A DQ<60>	==MEM A DQ<0>	20
73 68 7	TRUE	MEM A DQ<61>	==MEM A DQ<3>	20
73 68 7	TRUE	MEM A DQ<62>	==MEM A DQ<7>	20
73 68 7	TRUE	MEM A DQ<63>	==MEM A DQ<5>	20
73 7	TRUE	MEM A DQS P<0>	==MEM A DQS P<7>	20
73 7	TRUE	MEM A DQS N<0>	==MEM A DQS N<7>	20
73 7	TRUE	MEM A DQS P<1>	==MEM A DQS P<5>	20
73 7	TRUE	MEM A DQS N<1>	==MEM A DQS N<5>	20
73 7	TRUE	MEM A DQS P<2>	==MEM A DQS P<2>	20
73 7	TRUE	MEM A DQS N<2>	==MEM A DQS N<2>	20
73 7	TRUE	MEM A DQS P<3>	==MEM A DQS P<4>	20
73 7	TRUE	MEM A DQS N<3>	==MEM A DQS N<4>	20
73 7	TRUE	MEM A DQS P<4>	==MEM A DQS P<3>	20
73 7	TRUE	MEM A DQS N<4>	==MEM A DQS N<3>	20
73 7	TRUE	MEM A DQS P<5>	==MEM A DQS P<1>	20
73 7	TRUE	MEM A DQS N<5>	==MEM A DQS N<1>	20
73 67 20 7	TRUE	MEM A DQS P<6>	==MEM A DQS P<6>	7 20 67 73
73 67 20 7	TRUE	MEM A DQS N<6>	==MEM A DQS N<6>	7 20 67 73
73 7	TRUE	MEM A DQS P<7>	==MEM A DQS P<0>	20
73 7	TRUE	MEM A DQS N<7>	==MEM A DQS N<0>	20

73 68 7	TRUE	MEM B DQ<0>	==MEM B DQ<8>	21
73 68 7	TRUE	MEM B DQ<1>	==MEM B DQ<14>	21
73 68 7	TRUE	MEM B DQ<2>	==MEM B DQ<11>	21
73 68 7	TRUE	MEM B DQ<3>	==MEM B DQ<9>	21
73 68 7	TRUE	MEM B DQ<4>	==MEM B DQ<12>	21
73 68 7	TRUE	MEM B DQ<5>	==MEM B DQ<10>	21
73 68 7	TRUE	MEM B DQ<6>	==MEM B DQ<15>	21
73 68 7	TRUE	MEM B DQ<7>	==MEM B DQ<13>	21
73 68 7	TRUE	MEM B DQ<8>	==MEM B DQ<24>	21
73 68 7	TRUE	MEM B DQ<9>	==MEM B DQ<30>	21
73 68 7	TRUE	MEM B DQ<10>	==MEM B DQ<29>	21
73 68 7	TRUE	MEM B DQ<11>	==MEM B DQ<27>	21
73 68 7	TRUE	MEM B DQ<12>	==MEM B DQ<28>	21
73 68 7	TRUE	MEM B DQ<13>	==MEM B DQ<26>	21
73 68 7	TRUE	MEM B DQ<14>	==MEM B DQ<25>	21
73 68 7	TRUE	MEM B DQ<15>	==MEM B DQ<31>	21
73 68 7	TRUE	MEM B DQ<16>	==MEM B DQ<5>	21
73 68 7	TRUE	MEM B DQ<17>	==MEM B DQ<1>	21
73 68 7	TRUE	MEM B DQ<18>	==MEM B DQ<6>	21
73 68 7	TRUE	MEM B DQ<19>	==MEM B DQ<3>	21
73 68 7	TRUE	MEM B DQ<20>	==MEM B DQ<4>	21
73 68 7	TRUE	MEM B DQ<21>	==MEM B DQ<7>	21
73 68 7	TRUE	MEM B DQ<22>	==MEM B DQ<0>	21
73 68 7	TRUE	MEM B DQ<23>	==MEM B DQ<2>	21
73 68 7	TRUE	MEM B DQ<24>	==MEM B DQ<21>	21
73 68 7	TRUE	MEM B DQ<25>	==MEM B DQ<17>	21
73 68 7	TRUE	MEM B DQ<26>	==MEM B DQ<20>	21
73 68 7	TRUE	MEM B DQ<27>	==MEM B DQ<22>	21
73 68 7	TRUE	MEM B DQ<28>	==MEM B DQ<23>	21
73 68 7	TRUE	MEM B DQ<29>	==MEM B DQ<19>	21
73 68 7	TRUE	MEM B DQ<30>	==MEM B DQ<18>	21
73 68 7	TRUE	MEM B DQ<31>	==MEM B DQ<16>	21
73 68 7 21 7	TRUE	MEM B DQ<32>	==MEM B DQ<32>	7 21 67 68 73
73 68 7	TRUE	MEM B DQ<33>	==MEM B DQ<40>	21
73 68 7	TRUE	MEM B DQ<34>	==MEM B DQ<45>	21
73 68 7	TRUE	MEM B DQ<35>	==MEM B DQ<43>	21
73 68 7	TRUE	MEM B DQ<36>	==MEM B DQ<46>	21
73 68 7	TRUE	MEM B DQ<37>	==MEM B DQ<42>	21
73 68 7	TRUE	MEM B DQ<38>	==MEM B DQ<47>	21
73 68 7	TRUE	MEM B DQ<39>	==MEM B DQ<41>	21
73 68 7	TRUE	MEM B DQ<40>	==MEM B DQ<60>	21
73 68 7	TRUE	MEM B DQ<41>	==MEM B DQ<56>	21
73 68 7	TRUE	MEM B DQ<42>	==MEM B DQ<63>	21
73 68 7	TRUE	MEM B DQ<43>	==MEM B DQ<61>	21
73 68 7	TRUE	MEM B DQ<44>	==MEM B DQ<62>	21
73 68 7	TRUE	MEM B DQ<45>	==MEM B DQ<58>	21
73 68 7	TRUE	MEM B DQ<46>	==MEM B DQ<59>	21
73 68 7	TRUE	MEM B DQ<47>	==MEM B DQ<57>	21
73 68 7	TRUE	MEM B DQ<48>	==MEM B DQ<38>	21
73 68 7	TRUE	MEM B DQ<49>	==MEM B DQ<37>	21
73 68 7	TRUE	MEM B DQ<50>	==MEM B DQ<32>	21
73 68 7	TRUE	MEM B DQ<51>	==MEM B DQ<33>	21
73 68 7	TRUE	MEM B DQ<52>	==MEM B DQ<35>	21
73 68 7	TRUE	MEM B DQ<53>	==MEM B DQ<36>	21
73 68 7	TRUE	MEM B DQ<54>	==MEM B DQ<34>	21
73 68 7	TRUE	MEM B DQ<55>	==MEM B DQ<39>	21
73 68 7	TRUE	MEM B DQ<56>	==MEM B DQ<51>	21
73 68 7	TRUE	MEM B DQ<57>	==MEM B DQ<53>	21
73 68 7	TRUE	MEM B DQ<58>	==MEM B DQ<48>	21
73 68 7	TRUE	MEM B DQ<59>	==MEM B DQ<55>	21
73 68 7	TRUE	MEM B DQ<60>	==MEM B DQ<50>	21
73 68 7	TRUE	MEM B DQ<61>	==MEM B DQ<49>	21
73 68 7	TRUE	MEM B DQ<62>	==MEM B DQ<54>	21
73 68 7	TRUE	MEM B DQ<63>	==MEM B DQ<52>	21
73 7	TRUE	MEM B DQS P<0>	==MEM B DQS P<1>	21
73 7	TRUE	MEM B DQS N<0>	==MEM B DQS N<1>	21
73 7	TRUE	MEM B DQS P<1>	==MEM B DQS P<3>	21
73 7	TRUE	MEM B DQS N<1>	==MEM B DQS N<3>	21
73 7	TRUE	MEM B DQS P<2>	==MEM B DQS P<0>	21
73 7	TRUE	MEM B DQS N<2>	==MEM B DQS N<0>	21
73 7	TRUE	MEM B DQS P<3>	==MEM B DQS P<2>	21
73 7	TRUE	MEM B DQS N<3>	==MEM B DQS N<2>	21
73 7	TRUE	MEM B DQS P<4>	==MEM B DQS P<5>	21
73 7	TRUE	MEM B DQS N<4>	==MEM B DQS N<5>	21
73 7	TRUE	MEM B DQS P<5>	==MEM B DQS P<7>	21
73 7	TRUE	MEM B DQS N<5>	==MEM B DQS N<7>	21
73 67 21 7	TRUE	MEM B DQS P<6>	==MEM B DQS P<6>	7 21 67 73
73 67 21 7	TRUE	MEM B DQS N<6>	==MEM B DQS N<6>	7 21 67 73
73 7	TRUE	MEM B DQS P<7>	==MEM B DQS P<6>	21
73 7	TRUE	MEM B DQS N<7>	==MEM B DQS N<6>	21

SYNC MASTER=J44 SYNC DATE=01/03/2011







Memory Bit/Byte Swizzle

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
<SCH NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
103 OF 120	
SHEET	
67 OF 78	

Functional Test Points



D  
C  
B  
A

D  
C  
B  
A

Functional / ICT Test  
Apple Inc.  
NOTICE OF PROPRIETARY PROPERTY:  
DRAWING NUMBER: <SCH NUM> D  
REVISION: <E4LABEL>  
BRANCH: <BRANCH>  
PAGE: 104 OF 120  
SHEET: 68 OF 78

J44 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS			BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM			NO_TYPE, BGA, P65BGA, BGA_MEM			MM	16.5

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=45_OHM_SE	=45_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.095 MM	0.095 MM			
50_OHM_SE	*	Y	0.066 MM	0.066 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.116 MM	0.116 MM			
45_OHM_SE	*	Y	0.083 MM	0.083 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.145 MM	0.095 MM			
40_OHM_SE	*	Y	0.102 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
37_OHM_SE	*	Y	0.118 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.265 MM	0.095 MM			
27P4_OHM_SE	*	Y	0.186 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.105 MM	0.105 MM		0.120 MM	0.120 MM
72_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.105 MM		0.120 MM	0.120 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.146 MM	0.146 MM		0.120 MM	0.120 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.092 MM	0.092 MM		0.120 MM	0.120 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.092 MM	0.092 MM		0.120 MM	0.120 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.125 MM		0.155 MM	0.155 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.080 MM	0.080 MM		0.120 MM	0.120 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.080 MM	0.080 MM		0.120 MM	0.120 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.105 MM	0.105 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.078 MM	0.078 MM		0.200 MM	0.200 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.078 MM	0.078 MM		0.200 MM	0.200 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.101 MM	0.101 MM		0.180 MM	0.180 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
P65_BGA	*	Y	0.071MM	0.071MM		0.075MM	0.126MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	P072_SPACE
*	*	P65BGA	P075_SPACE


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
P072_SPACE	*	0.071 MM	?
P075_SPACE	*	0.075 MM	?

Stackup-Defined Spacing Rules  
 Note: Outer dielectric is 0.058 mm nominal,  
 Inner dielectric is 0.053 mm nominal.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING		0.1 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1x_DIELECTRIC	TOP, BOTTOM	0.058 MM	?
1x_DIELECTRIC	ISL3, ISL4, ISL9, ISL10	0.053 MM	?
1x_DIELECTRIC	ISL2, ISL11, ISL12, ISL13, ISL14	0.101 MM	?

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	P65BGA	P65_BGA

SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
<b>PCB Rule Definitions</b>			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <BRANCH>	
		PAGE 110 OF 120	
		SHEET 69 OF 78	

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_VCCSENSE	*	25 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_08MIL	*	0.203 MM	?
CPU_12MIL	*	0.305 MM	?
CPU_18MIL	*	0.457 MM	?
CPU_25MIL	*	0.635 MM	?

PCI Express Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_2SAME	*	=3X_DIELECTRIC	?
PCIE_TXRX	*	=6X_DIELECTRIC	?
PCIE_2OTHER	*	=4X_DIELECTRIC	?
PCIE_2CLK	*	=7X_DIELECTRIC	?
PCIECLK_2OTHER	*	=7X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
PCIE_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
PCIE_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
PCIE_2CLK	TOP,BOTTOM	=10X_DIELECTRIC	?
PCIECLK_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_*	*	*	PCIE_2OTHER
PCIE_*	=SAME	*	PCIE_2SAME
PCIE_*	CLK_*	*	PCIE_2CLK
CLK_PCIE	*	*	PCIECLK_2OTHER
PCIE_TX	*_RX	*	PCIE_TXRX
PCIE_RX	*_TX	*	PCIE_TXRX

CPU Signal Properties

ELECTRICAL CONST SET	NET TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
XDP_TCK0	CPU_45S	CPU_18MIL	XDP_CPU_TCK	6 16
XDP_TCK0	CPU_45S	CPU_18MIL	PCH_JTAGX	12 16
XDP_TCK1	CPU_45S	CPU_18MIL	XDP_PCH_TCK	12 16
XDP_TDO	CPU_45S	CPU_18MIL	XDP_CPU_TDO	6 16
XDP_TDO	CPU_45S	CPU_18MIL	XDP_PCH_TDO	12 16
XDP_TDI	CPU_45S	CPU_18MIL	XDP_CPU_TDI	6 16
XDP_TDI	CPU_45S	CPU_18MIL	XDP_PCH_TDI	12 16
XDP_TMS	CPU_45S	CPU_18MIL	XDP_CPU_TMS	6 16
XDP_TMS	CPU_45S	CPU_18MIL	XDP_PCH_TMS	12 16
XDP_TRST_I	CPU_45S	CPU_18MIL	XDP_TRST_L	16
XDP_TRST_I	CPU_45S	CPU_18MIL	XDP_CPUPCH_TRST_L	6 12 16
XDP_PRDY_I	CPU_45S	CPU_18MIL	XDP_CPU_PRDY_L	6 16
XDP_FREQ_I	CPU_45S	CPU_18MIL	XDP_CPU_FREQ_L	6 16
CPU_VCCST_PWRGD	CPU_45S	CPU_08MIL	CPU_VCCST_PWRGD	6 16 17
CPU_VCCST_PWRGD	CPU_45S	CPU_08MIL	XDP_CPU_VCCST_PWRGD	16 17
CPU_BPM	CPU_45S	CPU_08MIL	XDP_BPM_I<1..0>	6 16
CPU_BPM_TP	CPU_45S	CPU_45S	XDP_BPM_I<7..2>	6 16
CPU_RCOMP_SM	CPU_27P4S	CPU_25MIL	CPU_SM_RCOMP<2..0>	6
CPU_RCOMP_FDP	CPU_27P4S	CPU_25MIL	MCP_EDP_RCOMP	6
CPU_RCOMP_OPT	CPU_27P4S	CPU_12MIL	CPU_OPT_RCOMP	6
CPU_PROCHOT	CPU_45S	CPU_08MIL	CPU_PROCHOT_L	6 36 37 53
CPU_PROCHOT	CPU_45S	CPU_08MIL	CPU_PROCHOT_R_L	6
CPU_CATERR	CPU_45S	CPU_08MIL	CPU_CATERR_L	6 36
CPU_VIDALERT	CPU_45S	CPU_18MIL	CPU_VIDALERT_L	8 53
CPU_VIDALERT	CPU_45S	CPU_18MIL	CPU_VIDALERT_R_L	8
CPU_VIDSCLK	CPU_45S	CPU_18MIL	CPU_VIDSCLK	8 53
CPU_VIDSCLK	CPU_45S	CPU_18MIL	CPU_VIDSCLK_R	8
CPU_VIDSOUT	CPU_45S	CPU_18MIL	CPU_VIDSOUT	8 53
CPU_VIDSOUT	CPU_45S	CPU_18MIL	CPU_VIDSOUT_R	8
CPU_PECT	CPU_45S	CPU_18MIL	CPU_PECT	6 37
CPU_PECT	CPU_45S	CPU_18MIL	CPU_PECT_R	36 37
CPU_PECT_SMC	CPU_45S	CPU_18MIL	SMC_PECT_L	36 37
CPU_PECT_SMC	CPU_45S	CPU_18MIL	SMC_PECT_L_R	37
CPU_CFG	CPU_45S	CPU_45S	CPU_CFG<19..11>	6 16
CPU_CFG_PD	CPU_45S	CPU_45S	CPU_CFG<10..8>	6 16
CPU_CFG	CPU_45S	CPU_45S	CPU_CFG<7..5>	6 16
CPU_CFG_PD	CPU_45S	CPU_45S	CPU_CFG<4>	6 16
CPU_CFG_3	CPU_45S	CPU_45S	CPU_CFG<3>	6 16
CPU_CFG	CPU_45S	CPU_45S	CPU_CFG<2>	6 16
CPU_CFG_PD	CPU_45S	CPU_45S	CPU_CFG<1..0>	6 16
CPU_MEM_RESET	CPU_45S	CPU_08MIL	MEM_RESET_L	20 21 22
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_P	8 53
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_N	8 53

PCI Express Properties

ELECTRICAL CONST SET	NET TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
PCIE_SSD_D2R	PCIE_85D	PCIE_RX	PCIE_SSD_D2R_P<3..1>	12 30 68
PCIE_SSD_D2R	PCIE_85D	PCIE_RX	PCIE_SSD_D2R_N<3..1>	12 30 68
PCIE_SSD_D2R_PP	PCIE_85D	PCIE_RX	PCIE_SSD_D2R_P<0>	12 30 68
PCIE_SSD_D2R_PP	PCIE_85D	PCIE_RX	PCIE_SSD_D2R_N<0>	12 30 68
PCIE_SSD_R2D	PCIE_85D	PCIE_TX	PCIE_SSD_R2D_C_P<3..0>	12 30 68
PCIE_SSD_R2D	PCIE_85D	PCIE_TX	PCIE_SSD_R2D_C_N<3..0>	12 30 68
PCIE_SSD_R2D	PCIE_85D	PCIE_TX	PCIE_SSD_R2D_P<3..0>	30 68
PCIE_SSD_R2D	PCIE_85D	PCIE_TX	PCIE_SSD_R2D_N<3..0>	30 68
PCIE_TBT_D2R_0	PCIE_85D	PCIE_RX	PCIE_TBT_D2R_P<0>	14 23 68
PCIE_TBT_D2R_0	PCIE_85D	PCIE_RX	PCIE_TBT_D2R_N<0>	14 23 68
PCIE_TBT_D2R_0	PCIE_85D	PCIE_RX	PCIE_TBT_D2R_C_P<0>	23
PCIE_TBT_D2R_0	PCIE_85D	PCIE_RX	PCIE_TBT_D2R_C_N<0>	23
PCIE_TBT_D2R	PCIE_85D	PCIE_RX	PCIE_TBT_D2R_P<3..1>	14 23 68
PCIE_TBT_D2R	PCIE_85D	PCIE_RX	PCIE_TBT_D2R_N<3..1>	14 23 68
PCIE_TBT_D2R	PCIE_85D	PCIE_RX	PCIE_TBT_D2R_C_P<3..1>	23 68
PCIE_TBT_D2R	PCIE_85D	PCIE_RX	PCIE_TBT_D2R_C_N<3..1>	23 68
PCIE_TBT_R2D	PCIE_85D	PCIE_TX	PCIE_TBT_R2D_P<3..0>	23 68
PCIE_TBT_R2D	PCIE_85D	PCIE_TX	PCIE_TBT_R2D_N<3..0>	23 68
PCIE_TBT_R2D	PCIE_85D	PCIE_TX	PCIE_TBT_R2D_C_P<3..0>	23 68
PCIE_TBT_R2D	PCIE_85D	PCIE_TX	PCIE_TBT_R2D_C_N<3..0>	23 68
PCIE_AP_R2D	PCIE_85D	PCIE_TX	PCIE_AP_R2D_P	63 68
PCIE_AP_R2D	PCIE_85D	PCIE_TX	PCIE_AP_R2D_N	63 68
PCIE_AP_R2D	PCIE_85D	PCIE_TX	PCIE_AP_R2D_C_P	14 63 68
PCIE_AP_R2D	PCIE_85D	PCIE_TX	PCIE_AP_R2D_C_N	14 63 68
PCIE_AP_D2R	PCIE_85D	PCIE_RX	PCIE_AP_D2R_P	14 63 68
PCIE_AP_D2R	PCIE_85D	PCIE_RX	PCIE_AP_D2R_N	14 63 68
PCIE_CLK100M_AP	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_AP_CONN_P	63
PCIE_CLK100M_AP	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_AP_CONN_N	63
PCIE_CLK100M_AP	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_AP_P	12 63 68
PCIE_CLK100M_AP	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_AP_N	12 63 68
PCIE_CLK100M_CAM	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_CAMERA_P	12 32 68
PCIE_CLK100M_CAM	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_CAMERA_N	12 32 68
PCIE_CLK100M_CAM	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_CAMERA_C_P	31 32
PCIE_CLK100M_CAM	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_CAMERA_C_N	31 32
PCIE_CLK100M_SSD	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_SSD_P	12 30 68
PCIE_CLK100M_SSD	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_SSD_N	12 30 68
PCIE_CLK100M_TBT	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_TBT_P	12 23 68
PCIE_CLK100M_TBT	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_TBT_N	12 23 68
PCIE_CAMERA_D2R	PCIE_85D	PCIE_RX	PCIE_CAMERA_D2R_P	14 32 68
PCIE_CAMERA_D2R	PCIE_85D	PCIE_RX	PCIE_CAMERA_D2R_N	14 32 68
PCIE_CAMERA_D2R	PCIE_85D	PCIE_RX	PCIE_CAMERA_D2R_C_P	31 32
PCIE_CAMERA_D2R	PCIE_85D	PCIE_RX	PCIE_CAMERA_D2R_C_N	31 32
PCIE_CAMERA_R2D	PCIE_85D	PCIE_TX	PCIE_CAMERA_R2D_P	31 32
PCIE_CAMERA_R2D	PCIE_85D	PCIE_TX	PCIE_CAMERA_R2D_N	31 32
PCIE_CAMERA_R2D	PCIE_85D	PCIE_TX	PCIE_CAMERA_R2D_C_P	14 32
PCIE_CAMERA_R2D	PCIE_85D	PCIE_TX	PCIE_CAMERA_R2D_C_N	14 32

SYNC MASTER=144 SYNC DATE=08/12/2013

**CPU & PCIe Constraints**

Apple Inc.

DRAWING NUMBER: <SCH NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 111 OF 120 SHEET: 70 OF 78

### USB 2 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIA	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=4X_DIELECTRIC	?	USB	TOP,BOTTOM	=6X_DIELECTRIC	?
USB_RBIA	*	=6X_DIELECTRIC	?	USB_RBIA	TOP,BOTTOM	=10X_DIELECTRIC	?

### USB 3 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB3_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_2SAME	*	=3X_DIELECTRIC	?	USB3_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
USB3_TXRX	*	=6X_DIELECTRIC	?	USB3_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
USB3_2OTHER	*	=4X_DIELECTRIC	?	USB3_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB3_*	*	*	USB3_2OTHER
USB3_*	=SAME	*	USB3_2SAME
USB3_TX	*_RX	*	USB3_TXRX
USB3_RX	*_TX	*	USB3_TXRX

### System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_25M_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_25M	*	=5X_DIELECTRIC	?

### SATA Interface Constraints (Not Used)

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
SATA_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_2SAME	*	=3X_DIELECTRIC	?	SATA_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
SATA_TXRX	*	=6X_DIELECTRIC	?	SATA_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
SATA_2OTHER	*	=4X_DIELECTRIC	?	SATA_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SATA_*	*	*	SATA_2OTHER
SATA_*	=SAME	*	SATA_2SAME
SATA_TX	*_RX	*	SATA_TXRX
SATA_RX	*_TX	*	SATA_TXRX

### USB Constraints

ELECTRICAL CONST SET	NET TYPE			
	PHYSICAL	SPACING		
USB_BT	USB_85D	USB	USB_BT_P	14 29
USB_BT	USB_85D	USB	USB_BT_N	14 29
USB_BT	USB_85D	USB	USB_BT_CONN_P	29 63
USB_BT	USB_85D	USB	USB_BT_CONN_N	29 63
USB_EXT_A	USB_85D	USB	USB_EXT_A_P	14 33
USB_EXT_A	USB_85D	USB	USB_EXT_A_N	14 33
DEFAULT	DEFAULT	DEFAULT	SMC_DEBUGPRT_RX_L	33 36 37
DEFAULT	DEFAULT	DEFAULT	SMC_DEBUGPRT_TX_L	33 36 37
USB_EXT_A	USB_85D	USB	USB2_EXT_A_MUXED_P	33
USB_EXT_A	USB_85D	USB	USB2_EXT_A_MUXED_N	33
USB_EXT_A	USB_85D	USB	USB2_EXT_A_MUXED_F_P	33
USB_EXT_A	USB_85D	USB	USB2_EXT_A_MUXED_F_N	33
USB_EXT_A	USB_85D	USB	USB_LT1_P	68
USB_EXT_A	USB_85D	USB	USB_LT1_N	68
USB_EXT_B	USB_85D	USB	USB_EXT_B_P	14 63
USB_EXT_B	USB_85D	USB	USB_EXT_B_N	14 63
USB_TPAD	USB_85D	USB	USB_TPAD_P	14 34
USB_TPAD	USB_85D	USB	USB_TPAD_N	14 34
USB_TPAD	USB_85D	USB	USB_TPAD_R_P	34
USB_TPAD	USB_85D	USB	USB_TPAD_R_N	34
USB3_EXT_A_D2R	USB_85D	USB3_RX	USB3_EXT_A_D2R_P	14 33 68
USB3_EXT_A_D2R	USB_85D	USB3_RX	USB3_EXT_A_D2R_N	14 33 68
USB3_EXT_A_R2D	USB_85D	USB3_TX	USB3_EXT_A_R2D_P	33
USB3_EXT_A_R2D	USB_85D	USB3_TX	USB3_EXT_A_R2D_N	33 68
USB3_EXT_A_R2D	USB_85D	USB3_TX	USB3_EXT_A_R2D_C_P	14 33 68
USB3_EXT_A_R2D	USB_85D	USB3_TX	USB3_EXT_A_R2D_C_N	14 33 68
USB3_EXT_B_D2R	USB_85D	USB3_RX	USB3_EXT_B_D2R_P	14 63 68
USB3_EXT_B_D2R	USB_85D	USB3_RX	USB3_EXT_B_D2R_N	14 63 68
USB3_EXT_B_R2D	USB_85D	USB3_TX	USB3_EXT_B_R2D_C_P	14 63 68
USB3_EXT_B_R2D	USB_85D	USB3_TX	USB3_EXT_B_R2D_C_N	14 63 68
USB3_SD_D2R	USB3_85D	USB3_RX	USB3RPCIE_SD_D2R_P	14 63 68
USB3_SD_D2R	USB3_85D	USB3_RX	USB3RPCIE_SD_D2R_N	14 63 68
USB3_SD_R2D	USB3_85D	USB3_TX	USB3RPCIE_SD_R2D_C_P	14 63
USB3_SD_R2D	USB3_85D	USB3_TX	USB3RPCIE_SD_R2D_C_N	14 63
USB_NC	USB_85D	USB	NC_USB_IRP	14 66
USB_NC	USB_85D	USB	NC_USB_IRN	14 66
USB_NC	USB_85D	USB	TP_USB_5P	14
USB_NC	USB_85D	USB	TP_USB_5N	14
USB_NC	USB_85D	USB	NC_USB_SDP	14 66
USB_NC	USB_85D	USB	NC_USB_SDN	14 66
USB_NC	USB_85D	USB	NC_USB_CAMERAP	14 66
USB_NC	USB_85D	USB	NC_USB_CAMERAN	14 66
PCH_USB_RBIA	PCH_USB_RBIA	USB_RBIA	PCH_USB_RBIA	14
SATA_85D	SATA_85D	SATA_RX	DUMMY_SATA_D2R_P	
SATA_85D	SATA_85D	SATA_RX	DUMMY_SATA_D2R_N	
SATA_85D	SATA_85D	SATA_TX	DUMMY_SATA_R2D_P	
SATA_85D	SATA_85D	SATA_TX	DUMMY_SATA_R2D_N	
SYSCLK_CLK25M	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X1	17
SYSCLK_CLK25M	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X2	17
SYSCLK_CLK25M	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X2_R	17
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_CAMERA	17 32
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKP	31 32
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALP_R	32
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALP	32
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALN	32
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKN	31 32
SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT	17 23
SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT_R	23

Notes:  
This is here to keep the SATA rules.

SYNC MASTER=144		SYNC DATE=08/12/2013	
<b>USB Constraints</b>			
Apple Inc.	DRAWING NUMBER	<SCH_NUM>	SIZE
	REVISION	<E4LABEL>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	<BRANCH>	
	PAGE	112 OF 120	
	SHEET	71 OF 78	

### LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

### SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

### HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

### SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?


### PCH Single Net Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
PCH_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_12MIL	*	0.305 MM	?
PCH_15MIL	*	0.381 MM	?
PCH_18MIL	*	0.457 MM	?
PCH_20MIL	*	0.508 MM	?

### PCH Net Properties

ELECTRICAL CONST SET	NET TYPE			
	PHYSICAL	SPACING		
LPC_AD	LPC_45S	LPC	LPC_AD<3..0>	14 36 45 68
LPC_AD	LPC_45S	LPC	LPC_FRAME_L	14 36 45 68
LPC_CLK24M_SMC	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_SMC_R	12 17
LPC_CLK24M_SMC	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_SMC	17 36 68
LPC_CLK24M_LPCPLUS	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_LPCPLUS	17 45 68
LPC_CLK24M_LPCPLUS	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_LPCPLUS_R	12 17
SMBUS_PCH	SMB_45S	SMB	SMBUS_PCH_CLK	14 16 19 39 63 68
SMBUS_PCH	SMB_45S	SMB	SMBUS_PCH_DATA	14 16 19 39 63 68
SML_PCH_0	SMB_45S	SMB	SML_PCH_0_CLK	14 39
SML_PCH_0	SMB_45S	SMB	SML_PCH_0_DATA	14 39
	SMB_45S	SMB	SMBUS_SMC_1_S0_SCL	14 32 36 39 43 68 76
	SMB_45S	SMB	SMBUS_SMC_1_S0_SDA	14 32 36 39 43 68 76
HDA_BIT_CLK	HDA_45S	HDA	HDA_BIT_CLK	12 47
HDA_BIT_CLK	HDA_45S	HDA	HDA_BIT_CLK_R	12
HDA_SYNC	HDA_45S	HDA	HDA_SYNC	12 47
HDA_SYNC	HDA_45S	HDA	HDA_SYNC_R	12
HDA_RST	HDA_45S	HDA	HDA_RST_R_L	12
HDA_RST	HDA_45S	HDA	HDA_RST_L	12 47
HDA_SDIN	HDA_45S	HDA	HDA_SDIN0	12 47 68
HDA_SDIN	HDA_45S	HDA	CS4208_HDA_SDOUT0_R	12 47
HDA_SDOIT	HDA_45S	HDA	HDA_SDOIT	12 47
HDA_SDOIT	HDA_45S	HDA	HDA_SDOIT_R	12 17
SPT_MLB	SPT_45S	SPT	SPI_ALT_CLK	45
SPT_MLB	SPT_45S	SPT	SPI_CLK	45
SPT_MLB	SPT_45S	SPT	SPI_CLK_R	14 45
SPT_MLB	SPT_45S	SPT	SPI_MLB_CLK	45
SPT_MLB	SPT_45S	SPT	SPI_SMC_CLK	36 45
SPT_MLB	SPT_45S	SPT	SPI_ALT_CS_L	45
SPT_MLB	SPT_45S	SPT	SPI_CS0_L	45
SPT_MLB	SPT_45S	SPT	SPI_CS0_R_L	14 45
SPT_MLB	SPT_45S	SPT	SPI_MLB_CS_L	45
SPT_MLB	SPT_45S	SPT	SPI_SMC_CS_L	36 45
SPT_MLB	SPT_45S	SPT	SPI_ALT_MISO	45
SPT_MLB	SPT_45S	SPT	SPI_MISO	14 45
SPT_MLB	SPT_45S	SPT	SPI_MISO_R	45
SPT_MLB	SPT_45S	SPT	SPI_MLB_MISO	45
SPT_MLB	SPT_45S	SPT	SPI_SMC_MISO	36 45
SPT_MLB	SPT_45S	SPT	SPI_ALT_MOSI	45
SPT_MLB	SPT_45S	SPT	SPI_MOSI	45
SPT_MLB	SPT_45S	SPT	SPI_MOSI_R	14 45
SPT_MLB	SPT_45S	SPT	SPI_MLB_MOSI	45
SPT_MLB	SPT_45S	SPT	SPI_SMC_MOSI	36 45
SPT_MLB_IO2	SPT_45S	SPT	SPI_IO<2>	14 45
SPT_MLB_IO2	SPT_45S	SPT	SPIROM_WP_L	45
SPT_MLB_IO3	SPT_45S	SPT	SPI_IO<3>	14 45
SPT_MLB_IO3	SPT_45S	SPT	SPIROM_HOLD_L	45
SPT_MLB_IO3	SPT_45S	SPT	SPIROM_USE_MLB	15 45 68
PCH_RTCX	PCH_45S	PCH_15MTL	PCH_CLK32K_RTCX1	12 17
PCH_SRTCST	PCH_45S	PCH_15MTL	PCH_SRTCST_L	12
PCH_RTCRST	PCH_45S	PCH_15MTL	RTC_RESET_L	12
PCH_THRMTRIP	PCH_45S	PCH_18MTL	PM_THRMTRIP_L	15 37
PCH_THRMTRIP	PCH_45S	PCH_18MTL	PM_THRMTRIP_R_L	37
	PCH_45S	PCH_15MTL	PCH_INTRUDER_L	12
	PCH_45S	PCH_15MTL	PCH_INTVRMEN	12
	PCH_45S	PCH_15MTL	PCH_DSWVRMEN	13
	PCH_45S	PCH_15MTL	PM_RSMRST_L	13 61
	PCH_45S	PCH_15MTL	PM_SYSRST_L	13 17 36 68
	PCH_45S	PCH_15MTL	XDP_DBRESET_L	16 17
	PCH_45S	PCH_15MTL	PM_PCH_SYS_PWROK	13 16 17 36
	PCH_45S	PCH_15MTL	XDP_SYS_PWROK	16
	PCH_45S	PCH_15MTL	SYS_PWROK_R	17
	PCH_45S	PCH_15MTL	PM_PCH_PWROK	13 17
	PCH_45S	PCH_15MTL	PM_S0_PGOOD	17
	PCH_45S	PCH_15MTL	SMC_DELAYED_PWRGD	17 24 25 36 37
	PCH_45S	PCH_15MTL	PM_DSW_PWRGD	13 36
	PCH_45S	PCH_15MTL	PM_PWRBTN_L	13 36 6
	PCH_45S	PCH_15MTL	XDP_CPU_PWRBTN_L	16
	PCH_45S	PCH_15MTL	PCIE_WAKE_L	13 29 31
	PCH_45S	PCH_15MTL	AP_PCIE_WAKE_L	29 63
	PCH_45S	PCH_15MTL	CAM_PCIE_WAKE_L	31
	PCH_45S	PCH_15MTL	TBT_CIO_PLUG_EVENT_L	15 18 23
PCH_CLK24M_XTAL	PCH_45S	PCH_20MTL	PCH_CLK24M_XTALIN	12 17
PCH_CLK24M_XTAL	PCH_45S	PCH_20MTL	PCH_CLK24M_XTALOUT	12 17
PCH_CLK24M_XTAL	PCH_45S	PCH_20MTL	PCH_CLK24M_XTALOUT_R	17
PCH_RCOMP_PCIE	PCH_27P4S	PCH_12MTL	PCH_PCIE_RCOMP	14
PCH_RCOMP_OPT	PCH_27P4S	PCH_12MTL	PCH_OPT_COMP	15
PCH_RCOMP_SATA	PCH_27P4S	PCH_12MTL	PCH_SATA_RCOMP	12

SYNC MASTER=144		SYNC DATE=08/12/2013	
PAGE TITLE			
<b>PCH Constraints</b>			
 Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
	REVISION		
	<E4LABEL>		
	BRANCH		
	<BRANCH>		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	113 OF 120	SHEET	72 OF 78

## Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

## Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	*	=2x_DIELECTRIC	?
MEM_DQS2OWNDATA	*	=2x_DIELECTRIC	?
MEM_CMD2CMD	*	=2x_DIELECTRIC	?
MEM_CMD2CTL	*	=2x_DIELECTRIC	?
MEM_CTL2CTL	*	=2x_DIELECTRIC	?
MEM_CLK2CLK	*	=4x_DIELECTRIC	?
MEM_2OTHERMEM	*	=4x_DIELECTRIC	?
MEM_2PWR	*	=2x_DIELECTRIC	?
MEM_2GND	*	=2x_DIELECTRIC	?
MEM_2OTHER	*	=6x_DIELECTRIC	?
MEM_CMD2CMD_BM	*	=3x_DIELECTRIC	?
MEM_CMD2CTL_BM	*	=2x_DIELECTRIC	?
MEM_CTL2CTL_BM	*	=2x_DIELECTRIC	?
MEM_12MIL	*	0.305 MM	?

## Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DQBYTE_*	*	*	MEM_2OTHER
MEM_*_DQS_*	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_CTL	*	*	MEM_2OTHER
MEM_CLK	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DQBYTE_*	=SAME	*	MEM_DATA2SELF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTL	*	MEM_CMD2CTL
MEM_CTL	MEM_CTL	*	MEM_CTL2CTL
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK
MEM_*	MEM_*	*	MEM_2OTHERMEM
MEM_CMD	MEM_CMD	BGA_MEM	MEM_CMD2CMD_BM
MEM_CMD	MEM_CTL	BGA_MEM	MEM_CMD2CTL_BM
MEM_CTL	MEM_CTL	BGA_MEM	MEM_CTL2CTL_BM

## Haswell ULT Memory Down DDR3L 1x8 Length Matching

DDR3 Signal Group	Unit	Min Length	Max Length
CTLmax - CTLmin	mils	0	100
CTL to CLK	mils	CLK - 500	CLK + 500
CMDi to CMDj	mils	CMDj - 100	CMDj + 100
CMD to CLK	mils	CLK - 500	CLK + 500
(DQmax - DQmin) per byte	mils	0	250
(DQS - DQmax) per byte	mils	-100	150
DQS to DQS#	mils	-5	5
DQS to CLK (Rule 1)	mils	CLK - 6500	CLK + 500
Max(CLK-DQS) - Min(CLK-DQS)	mils	0	5500
CLK to CLK#	mils	-5	5

## Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

## Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

## Memory Net Properties

ELECTRICAL CONST SET	NET TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_72D	MEM_CLK	MEM_A_CLK_P<0>	7 20 22
MEM_A_CLK	MEM_72D	MEM_CLK	MEM_A_CLK_N<0>	7 20 22
MEM_A_CTL	MEM_40S	MEM_CTL	MEM_A_CKE<0>	7 20 22
MEM_A_CTL	MEM_40S	MEM_CTL	MEM_A_CS_L<0>	7 20 22
MEM_A_ODT0	MEM_40S	MEM_CTL	MEM_A_ODT<0>	20 22
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_A<15..0>	7 20 22 66
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_BA<2..0>	7 20 22 66
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_RAS_L	7 20 22 66
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_CAS_L	7 20 22 66
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_WE_L	7 20 22 66
MEM_A_DQBYTE0	MEM_45S	MEM_DQBYTE_0	MEM_A_DQ<7..0>	7 67 68
MEM_A_DQBYTE1	MEM_45S	MEM_DQBYTE_1	MEM_A_DQ<15..8>	7 67 68
MEM_A_DQBYTE2	MEM_45S	MEM_DQBYTE_2	MEM_A_DQ<23..16>	7 67 68
MEM_A_DQBYTE3	MEM_45S	MEM_DQBYTE_3	MEM_A_DQ<31..24>	7 67 68
MEM_A_DQBYTE4	MEM_45S	MEM_DQBYTE_4	MEM_A_DQ<39..32>	7 20 67 68
MEM_A_DQBYTE5	MEM_45S	MEM_DQBYTE_5	MEM_A_DQ<47..40>	7 67 68
MEM_A_DQBYTE6	MEM_45S	MEM_DQBYTE_6	MEM_A_DQ<55..48>	7 67 68
MEM_A_DQBYTE7	MEM_45S	MEM_DQBYTE_7	MEM_A_DQ<63..56>	7 67 68
MEM_A_DQS0	MEM_80D	MEM_DQS_0	MEM_A_DQS_P<0>	7 67
MEM_A_DQS0	MEM_80D	MEM_DQS_0	MEM_A_DQS_N<0>	7 67
MEM_A_DQS1	MEM_80D	MEM_DQS_1	MEM_A_DQS_P<1>	7 67
MEM_A_DQS1	MEM_80D	MEM_DQS_1	MEM_A_DQS_N<1>	7 67
MEM_A_DQS2	MEM_80D	MEM_DQS_2	MEM_A_DQS_P<2>	7 67
MEM_A_DQS2	MEM_80D	MEM_DQS_2	MEM_A_DQS_N<2>	7 67
MEM_A_DQS3	MEM_80D	MEM_DQS_3	MEM_A_DQS_P<3>	7 67
MEM_A_DQS3	MEM_80D	MEM_DQS_3	MEM_A_DQS_N<3>	7 67
MEM_A_DQS4	MEM_80D	MEM_DQS_4	MEM_A_DQS_P<4>	7 67
MEM_A_DQS4	MEM_80D	MEM_DQS_4	MEM_A_DQS_N<4>	7 67
MEM_A_DQS5	MEM_80D	MEM_DQS_5	MEM_A_DQS_P<5>	7 67
MEM_A_DQS5	MEM_80D	MEM_DQS_5	MEM_A_DQS_N<5>	7 67
MEM_A_DQS6	MEM_80D	MEM_DQS_6	MEM_A_DQS_P<6>	7 20 67
MEM_A_DQS6	MEM_80D	MEM_DQS_6	MEM_A_DQS_N<6>	7 20 67
MEM_A_DQS7	MEM_80D	MEM_DQS_7	MEM_A_DQS_P<7>	7 67
MEM_A_DQS7	MEM_80D	MEM_DQS_7	MEM_A_DQS_N<7>	7 67
MEM_B_CLK	MEM_72D	MEM_CLK	MEM_B_CLK_P<0>	7 21 22
MEM_B_CLK	MEM_72D	MEM_CLK	MEM_B_CLK_N<0>	7 21 22
MEM_B_CTL	MEM_40S	MEM_CTL	MEM_B_CKE<0>	7 21 22
MEM_B_CTL	MEM_40S	MEM_CTL	MEM_B_CS_L<0>	7 21 22
MEM_B_ODT0	MEM_40S	MEM_CTL	MEM_B_ODT<0>	21 22
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_A<15..0>	7 21 22 66
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_BA<2..0>	7 21 22 66
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_RAS_L	7 21 22 66
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_CAS_L	7 21 22 66
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_WE_L	7 21 22 66
MEM_B_DQBYTE0	MEM_45S	MEM_DQBYTE_0	MEM_B_DQ<7..0>	7 67 68
MEM_B_DQBYTE1	MEM_45S	MEM_DQBYTE_1	MEM_B_DQ<15..8>	7 67 68
MEM_B_DQBYTE2	MEM_45S	MEM_DQBYTE_2	MEM_B_DQ<23..16>	7 67 68
MEM_B_DQBYTE3	MEM_45S	MEM_DQBYTE_3	MEM_B_DQ<31..24>	7 67 68
MEM_B_DQBYTE4	MEM_45S	MEM_DQBYTE_4	MEM_B_DQ<39..32>	7 21 67 68
MEM_B_DQBYTE5	MEM_45S	MEM_DQBYTE_5	MEM_B_DQ<47..40>	7 67 68
MEM_B_DQBYTE6	MEM_45S	MEM_DQBYTE_6	MEM_B_DQ<55..48>	7 67 68
MEM_B_DQBYTE7	MEM_45S	MEM_DQBYTE_7	MEM_B_DQ<63..56>	7 67 68
MEM_B_DQS0	MEM_80D	MEM_DQS_0	MEM_B_DQS_P<0>	7 67
MEM_B_DQS0	MEM_80D	MEM_DQS_0	MEM_B_DQS_N<0>	7 67
MEM_B_DQS1	MEM_80D	MEM_DQS_1	MEM_B_DQS_P<1>	7 67
MEM_B_DQS1	MEM_80D	MEM_DQS_1	MEM_B_DQS_N<1>	7 67
MEM_B_DQS2	MEM_80D	MEM_DQS_2	MEM_B_DQS_P<2>	7 67
MEM_B_DQS2	MEM_80D	MEM_DQS_2	MEM_B_DQS_N<2>	7 67
MEM_B_DQS3	MEM_80D	MEM_DQS_3	MEM_B_DQS_P<3>	7 67
MEM_B_DQS3	MEM_80D	MEM_DQS_3	MEM_B_DQS_N<3>	7 67
MEM_B_DQS4	MEM_80D	MEM_DQS_4	MEM_B_DQS_P<4>	7 67
MEM_B_DQS4	MEM_80D	MEM_DQS_4	MEM_B_DQS_N<4>	7 67
MEM_B_DQS5	MEM_80D	MEM_DQS_5	MEM_B_DQS_P<5>	7 67
MEM_B_DQS5	MEM_80D	MEM_DQS_5	MEM_B_DQS_N<5>	7 67
MEM_B_DQS6	MEM_80D	MEM_DQS_6	MEM_B_DQS_P<6>	7 21 67
MEM_B_DQS6	MEM_80D	MEM_DQS_6	MEM_B_DQS_N<6>	7 21 67
MEM_B_DQS7	MEM_80D	MEM_DQS_7	MEM_B_DQS_P<7>	7 67
MEM_B_DQS7	MEM_80D	MEM_DQS_7	MEM_B_DQS_N<7>	7 67
MEM_PWR			PP1V35_S3	17 19 20 21 22 41 55 65
MEM_PWR			PP1V35_S3_CPUDDR	8 10 41 65
MEM_PWR			PP0V675_S0_DDRVTT	22 55 65 68
MEM_PWR			PPVTDDR_S3	55 65 68
MEM_12MIL			CPU_DIMMA_VREFDQ	7 19
MEM_12MIL			CPU_DIMMA_VREFDQ_A_ISOL	19
MEM_12MIL			CPU_DIMMB_VREFDQ	7 19
MEM_12MIL			CPU_DIMMB_VREFDQ_B_ISOL	19
MEM_12MIL			CPU_DIMM_VREFCA	7 19
MEM_12MIL			CPU_DIMM_VREFCA_A_ISOL	19
MEM_12MIL			CPU_DIMM_VREFCA_B_ISOL	19
MEM_12MIL			PP0V675_S3_MEM_VREFDQ_A	19 20 65
MEM_12MIL			PP0V675_S3_MEM_VREFDQ_B	19 21 65
MEM_12MIL			PP0V675_S3_MEM_VREFCA_A	19 20 65
MEM_12MIL			PP0V675_S3_MEM_VREFCA_B	19 21 65

SYNC MASTER=144 SYNC DATE=01/03/2011

Apple Inc.

Memory Constraints

DRAWING NUMBER: <SCH\_NUM> D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

114 OF 120

73 OF 78

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

## Thunderbolt, DP, HDMI Constraints

### Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

### Thunderbolt & DisplayPort Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP_2SAME	*	=3x_DIELECTRIC	?
TBTDP_TXRX	*	=6x_DIELECTRIC	?
TBTDP_2OTHER	*	=4x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP_2SAME	TOP,BOTTOM	=4x_DIELECTRIC	?
TBTDP_TXRX	TOP,BOTTOM	=10x_DIELECTRIC	?
TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
TBTDP_*	*	*	TBTDP_2OTHER
TBTDP_*	=SAME	*	TBTDP_2SAME
TBTDP_TX	*_RX	*	TBTDP_TXRX
TBTDP_RX	*_TX	*	TBTDP_TXRX

### DisplayPort & HDMI Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
HDMI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2SAME	*	=3x_DIELECTRIC	?
DP_2OTHER	*	=4x_DIELECTRIC	?
HDMICLK_2OTHER	*	=7x_DIELECTRIC	?
HDMICLK_2DPHDMI	*	=4x_DIELECTRIC	?
HDMIDATA_2SAME	*	=3x_DIELECTRIC	?
HDMIDATA_2OTHER	*	=4x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2SAME	TOP,BOTTOM	=4x_DIELECTRIC	?
DP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
HDMICLK_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?
HDMICLK_2DPHDMI	TOP,BOTTOM	=6x_DIELECTRIC	?
HDMIDATA_2SAME	TOP,BOTTOM	=4x_DIELECTRIC	?
HDMIDATA_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
HDMI_DATA	*	*	HDMIDATA_2OTHER
HDMI_DATA	=SAME	*	HDMIDATA_2SAME
HDMI_DATA	TBTDP_TX	*	HDMIDATA_2SAME
HDMI_DATA	TBTDP_RX	*	TBTDP_TXRX
HDMI_CLK	*	*	HDMICLK_2OTHER
HDMI_CLK	HDMI_DATA	*	HDMICLK_2DPHDMI
HDMI_CLK	DISPLAYPORT	*	HDMICLK_2DPHDMI
HDMI_CLK	TBTDP_TX	*	HDMICLK_2DPHDMI

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DISPLAYPORT	*	*	DP_2OTHER
DISPLAYPORT	=SAME	*	DP_2SAME
DISPLAYPORT	HDMI_DATA	*	DP_2SAME
DISPLAYPORT	TBTDP_TX	*	DP_2SAME
DISPLAYPORT	TBTDP_RX	*	TBTDP_TXRX

DisplayPort/TMDS intra-pair matching should be 0.127mm. Inter-pair matching should be within 2.54cm. Max Length 241.3mm.  
 DisplayPort AUX CH intra-pair matching should be 0.127mm. Max length 330.2mm.  
 SOURCE: Calpella SFF DG Rev 1.5 (407364) and Family GPU DG-04202-001-v04.  
 MAX LENGTH OF DISPLAYPORT/TMDS TRACES: 13 INCHES.

ELECTRICAL CONST SET	PHYSICAL	SPACING	NET TYPE
	DP_85D	DISPLAYPORT	DP TBTSRC ML C P<3..0>
	DP_85D	DISPLAYPORT	DP TBTSRC ML C N<3..0>
	DP_85D	DISPLAYPORT	DP TBTSRC AUXCH C P
	DP_85D	DISPLAYPORT	DP TBTSRC AUXCH C N
	TBT_SPI_45S	TBT_SPI	TBT_SPI_CLK
	TBT_SPI_45S	TBT_SPI	TBT_SPI_MOSI
	TBT_SPI_45S	TBT_SPI	TBT_SPI_MISO
	TBT_SPI_45S	TBT_SPI	TBT_SPI_CS_L
	DP_85D	DISPLAYPORT	DP HDMI TBT ML P<3..0>
	DP_85D	DISPLAYPORT	DP HDMI TBT ML N<3..0>
	DP_85D	DISPLAYPORT	DP HDMI TBT AUX P
	DP_85D	DISPLAYPORT	DP HDMI TBT AUX N
	HDMI_85D	HDMI_CLK	HDMI IG CLK C P
	HDMI_85D	HDMI_CLK	HDMI IG CLK C N
	HDMI_85D	HDMI_DATA	HDMI IG DATA C P<2..0>
	HDMI_85D	HDMI_DATA	HDMI IG DATA C N<2..0>

Only used on hosts supporting Thunderbolt video-in

## Thunderbolt, DP, HDMI Net Properties

ELECTRICAL CONST SET	PHYSICAL	SPACING	NET TYPE
	TBTDP_85D	TBTDP_TX	TBT A R2D C P<1..0>
	TBTDP_85D	TBTDP_TX	TBT A R2D C N<1..0>
	TBTDP_85D	TBTDP_TX	TBT A R2D P<1..0>
	TBTDP_85D	TBTDP_TX	TBT A R2D N<1..0>
	DP_85D	DISPLAYPORT	DP TBTPA ML C P<1>
	DP_85D	DISPLAYPORT	DP TBTPA ML C N<1>
	DP_85D	DISPLAYPORT	DP TBTPA ML P<1>
	DP_85D	DISPLAYPORT	DP TBTPA ML N<1>
	DP_85D	DISPLAYPORT	DP A LSX ML P<1>
	DP_85D	DISPLAYPORT	DP A LSX ML N<1>
	DP_85D	DISPLAYPORT	DP TBTPA ML C P<3>
	DP_85D	DISPLAYPORT	DP TBTPA ML C N<3>
	DP_85D	DISPLAYPORT	DP TBTPA ML P<3>
	DP_85D	DISPLAYPORT	DP TBTPA ML N<3>
	TBTDP_85D	TBTDP_RX	TBT A D2R C P<0>
	TBTDP_85D	TBTDP_RX	TBT A D2R C N<0>
	TBTDP_85D	TBTDP_RX	TBT A D2R P<0>
	TBTDP_85D	TBTDP_RX	TBT A D2R N<0>
	TBTDP_85D	TBTDP_RX	TBT A D2R C P<1>
	TBTDP_85D	TBTDP_RX	TBT A D2R C N<1>
	TBTDP_85D	TBTDP_RX	TBT A D2R P<1>
	TBTDP_85D	TBTDP_RX	TBT A D2R N<1>
	TBTDP_85D	TBTDP_RX	TBT A D2R1 AUXDDC P
	TBTDP_85D	TBTDP_RX	TBT A D2R1 AUXDDC N
	DP_85D	DISPLAYPORT	DP TBTPA AUXCH C P
	DP_85D	DISPLAYPORT	DP TBTPA AUXCH C N
	DP_85D	DISPLAYPORT	DP TBTPA AUXCH P
	DP_85D	DISPLAYPORT	DP TBTPA AUXCH N
	TBTDP_85D	TBTDP_RX	TBT B R2D C P<1..0>
	TBTDP_85D	TBTDP_RX	TBT B R2D C N<1..0>
	TBTDP_85D	TBTDP_RX	TBT B R2D P<1..0>
	TBTDP_85D	TBTDP_RX	TBT B R2D N<1..0>
	DP_85D	DISPLAYPORT	DP TBTPB ML C P<1>
	DP_85D	DISPLAYPORT	DP TBTPB ML C N<1>
	DP_85D	DISPLAYPORT	DP TBTPB ML P<1>
	DP_85D	DISPLAYPORT	DP TBTPB ML N<1>
	DP_85D	DISPLAYPORT	DP B LSX ML P<1>
	DP_85D	DISPLAYPORT	DP B LSX ML N<1>
	DP_85D	DISPLAYPORT	DP TBTPB ML C P<3>
	DP_85D	DISPLAYPORT	DP TBTPB ML C N<3>
	DP_85D	DISPLAYPORT	DP TBTPB ML P<3>
	DP_85D	DISPLAYPORT	DP TBTPB ML N<3>
	TBTDP_85D	TBTDP_RX	TBT B D2R C P<0>
	TBTDP_85D	TBTDP_RX	TBT B D2R C N<0>
	TBTDP_85D	TBTDP_RX	TBT B D2R P<0>
	TBTDP_85D	TBTDP_RX	TBT B D2R N<0>
	TBTDP_85D	TBTDP_RX	TBT B D2R C P<1>
	TBTDP_85D	TBTDP_RX	TBT B D2R C N<1>
	TBTDP_85D	TBTDP_RX	TBT B D2R P<1>
	TBTDP_85D	TBTDP_RX	TBT B D2R N<1>
	TBTDP_85D	TBTDP_RX	TBT B D2R1 AUXDDC P
	TBTDP_85D	TBTDP_RX	TBT B D2R1 AUXDDC N
	DP_85D	DISPLAYPORT	DP TBTPB AUXCH C P
	DP_85D	DISPLAYPORT	DP TBTPB AUXCH C N
	DP_85D	DISPLAYPORT	DP TBTPB AUXCH P
	DP_85D	DISPLAYPORT	DP TBTPB AUXCH N
	DP_85D	DISPLAYPORT	DP TBTSNK0 ML C P<3..0>
	DP_85D	DISPLAYPORT	DP TBTSNK0 ML C N<3..0>
	DP_85D	DISPLAYPORT	DP TBTSNK0 ML P<3..0>
	DP_85D	DISPLAYPORT	DP TBTSNK0 ML N<3..0>
	DP_85D	DISPLAYPORT	DP TBTSNK0 AUXCH C P
	DP_85D	DISPLAYPORT	DP TBTSNK0 AUXCH C N
	DP_85D	DISPLAYPORT	DP TBTSNK0 AUXCH P
	DP_85D	DISPLAYPORT	DP TBTSNK0 AUXCH N
	DP_85D	DISPLAYPORT	DP TBTSNK1 ML C P<3..0>
	DP_85D	DISPLAYPORT	DP TBTSNK1 ML C N<3..0>
	DP_85D	DISPLAYPORT	DP TBTSNK1 ML P<3..0>
	DP_85D	DISPLAYPORT	DP TBTSNK1 ML N<3..0>
	DP_85D	DISPLAYPORT	DP TBTSNK1 AUXCH C P
	DP_85D	DISPLAYPORT	DP TBTSNK1 AUXCH C N
	DP_85D	DISPLAYPORT	DP TBTSNK1 AUXCH P
	DP_85D	DISPLAYPORT	DP TBTSNK1 AUXCH N
	DP_85D	DISPLAYPORT	DP INT ML C P<3..0>
	DP_85D	DISPLAYPORT	DP INT ML C N<3..0>
	DP_85D	DISPLAYPORT	DP INT ML P<3..0>
	DP_85D	DISPLAYPORT	DP INT ML N<3..0>
	DP_85D	DISPLAYPORT	DP INT AUXCH C P
	DP_85D	DISPLAYPORT	DP INT AUXCH C N
	DP_85D	DISPLAYPORT	DP INT AUXCH P
	DP_85D	DISPLAYPORT	DP INT AUXCH N

Notes:  
 AUX and DDC was removed from DISPLAYPORT or TBTDP\_RX/TX because it's not high speed, and to save routing space.

Only used on dual-port hosts.

SYNC MASTER=144 SYNC DATE=08/12/2011  
 PAGE TITLE  
**TBT,DP,HDMI Constraints**  
 Apple Inc.  
 DRAWING NUMBER <SCH NUM> D  
 REVISION <E4LABEL>  
 NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED  
 BRANCH <BRANCH>  
 PAGE 115 OF 120  
 SHEET 74 OF 78

### MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MIPI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MIPI_2OTHER	*	=4X_DIELECTRIC	?
MIPI_2CLK	*	=6X_DIELECTRIC	?
MIPICLK_2OTHER	*	=7X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_2OTHER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICLK_2OTHER

### Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

### Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
S2_DATA2SELF	*	=2X_DIELECTRIC	?
S2_DQS2OWNDATA	*	=2X_DIELECTRIC	?
S2_CMD2CMD	*	=2X_DIELECTRIC	?
S2_CMD2CTRL	*	=2X_DIELECTRIC	?
S2_CTRL2CTRL	*	=2X_DIELECTRIC	?
S2_2OTHERMEM	*	=4X_DIELECTRIC	?
S2MEM_2PWR	*	=2X_DIELECTRIC	?
S2MEM_2GND	*	=2X_DIELECTRIC	?
S2MEM_2OTHER	*	=6X_DIELECTRIC	?

### Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_2OTHER
S2_MEM_DQS*	*	*	S2MEM_2OTHER
S2_MEM_CMD	*	*	S2MEM_2OTHER
S2_MEM_CTRL	*	*	S2MEM_2OTHER
S2_MEM_CLK	*	*	S2MEM_2OTHER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DQS1	S2_MEM_DATA1	*	S2_DQS2OWNDATA
S2_MEM_DQS0	S2_MEM_DATA0	*	S2_DQS2OWNDATA

### Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

### Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

### Camera Net Properties

ELECTRICAL CONST SET	NET TYPE		
	PHYSICAL	SPACING	
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_P 31 32
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_N 31 32
S2_MEM_CKE	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CKE 31 32
S2_MEM_CS	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CS_L 31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_ODT 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CAS_L 31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_RAS_L 31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_WE_L 31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<0> 31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<1> 31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<2> 31 32
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DOS_P<0> 31 32
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DOS_N<0> 31 32
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DOS_P<1> 31 32
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DOS_N<1> 31 32
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DM<0> 31 32
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DM<1> 31 32
S2_MEM_A	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_A<14..0> 31 32
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DO<7..0> 31 32
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DO<15..8> 31 32
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_P 31 32 68
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_N 31 32 68
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_P 32 68
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_N 32 68
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_P 31 32 68
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_N 31 32 68
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_P 32 68
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_N 32 68
		S2_MEM_PWR	PP1V35_CAM 31 32
		S2_MEM_PWR	PPOV675_CAM_VREF 31 32
		S2_MEM_PWR	PP0V675_MEM_CAM_VREFCA 32
		S2_MEM_PWR	PP0V675_MEM_CAM_VREFPO 32

SYNC MASTER=144		SYNC DATE=08/12/2013	
Camera Constraints			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	116 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	75 OF 78
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

SMC SMBus & Charger Net Properties

ELECTRICAL CONST SET	NET TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_2	SMB_45S	SMB	SMBUS_SMC_2_S3_SCL	34 36 39 68
SMBUS_SMC_2	SMB_45S	SMB	SMBUS_SMC_2_S3_SDA	34 36 39 68
SMBUS_SMC_1	SMB_45S	SMB	SMBUS_SMC_1_S0_SCL	14 32 36 39 43 68 72
SMBUS_SMC_1	SMB_45S	SMB	SMBUS_SMC_1_S0_SDA	14 32 36 39 43 68 72
SMBUS_SMC_0	SMB_45S	SMB	SMBUS_SMC_0_S0_SCL	36 39 62 68
SMBUS_SMC_0	SMB_45S	SMB	SMBUS_SMC_0_S0_SDA	36 39 62 68
SMBUS_SMC_5	SMB_45S	SMB	SMBUS_SMC_5_G3_SCL	36 39 51 52 68
SMBUS_SMC_5	SMB_45S	SMB	SMBUS_SMC_5_G3_SDA	36 39 51 52 68
SMBUS_SMC_3	SMB_45S	SMB	SMBUS_SMC_3_SCL	36 39 43 63
SMBUS_SMC_3	SMB_45S	SMB	SMBUS_SMC_3_SDA	36 39 43 63

D

D

C

C


B

B

A

A

www.laptop-schematics.com

SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
<b>SMC Constraints</b>			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	
		117 OF 120	
		SHEET	
		76 OF 78	

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_45S	*	=1TO1_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	0.1 MM	0.1 MM
THERM_45S	*	=1TO1_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	0.1 MM	0.1 MM
DIG_AUDIO	*	=1TO1_DIFFPAIR	=1TO1_DIFFPAIR	=1TO1_DIFFPAIR	=1TO1_DIFFPAIR	0.1 MM	0.1 MM
ANL_AUDIO	*	=1TO1_DIFFPAIR	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM
ANL_AUDIO_WIDE	*	=1TO1_DIFFPAIR	0.3 MM	0.3 MM	10 MM	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2X_DIELECTRIC	?
THERM	*	=2X_DIELECTRIC	?
AUDIO	*	=2X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_VCCSENSE	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2MM
GND	PCIE *	*	GND_P2MM
GND	SATA *	*	GND_P2MM
USB	GND	*	GND_P2MM
CLK_PCIE	SB_POWER	*	PWR_P2MM
SB_POWER	SATA *	*	PWR_P2MM
USB	SB_POWER	*	PWR_P2MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S	* OVERRIDE	OVERRIDE	OVERRIDE	0.070 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_40S	* OVERRIDE	OVERRIDE	OVERRIDE	0.090 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_72D	* OVERRIDE	OVERRIDE	OVERRIDE	0.090 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_85D	* OVERRIDE	OVERRIDE	OVERRIDE	0.090 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
PCIE_85D	* OVERRIDE	OVERRIDE	OVERRIDE	0.090 MM OVERRIDE	10 MM OVERRIDE	OVERRIDE	OVERRIDE
USB_85D	TOP			0.100 MM	500 MIL		
CPU_27P4S	BOTTOM			0.230 MM	100 MIL		
USB3_85D	TOP			0.100 MM	500 MIL		
USB3_85D	ISL10			0.075 MM			0.090 MM
DP_85D	ISL9			0.075 MM			0.090 MM
PCIE_85D	ISL10			0.075 MM			0.090 MM

### DDR3 Loaded Segment Constraint Relaxations

Alternate single ended and differential impedances between devices.

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_40S	BGA_MEM	MEM_45S
MEM_72D	BGA_MEM	MEM_85D

Allow 0.127 mm necks for >0.127 mm lines for ARD fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_72D	BOTTOM			0.127 MM	6.35 MM		
MEM_85D	TOP			0.100 MM	6.35 MM		


### DP, SATA, HDMI, PCIE CONSTRAINT RELAXATIONS

Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)


NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
DP_85D	BGA	P65_BGA
PCIE_85D	BGA	P65_BGA
CLK_PCIE_85D	BGA	P65_BGA
HDMI_85D	BGA	P65_BGA

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SENSE_45S	*	SENSE_45S
THERM_45S	*	THERM_45S
DIG_AUDIO	*	DIG_AUDIO
ANL_AUDIO	*	ANL_AUDIO
1TO1_DIFFPAIR	*	1TO1_DIFFPAIR

### Fast Fox Specific Net Properties



### Fast Fox Specific Net Properties



SYNC MASTER=144 SYNC DATE=08/12/2013  
PAGE TITLE  
**Project Specific Constraints**  
DRAWING NUMBER: <SCH NUM> D  
REVISION: <E4LABEL>  
BRANCH: <BRANCH>  
PAGE: 118 OF 120  
SHEET: 77 OF 78

Apple Inc.  
NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

8

7

6

5

4

3

2

1

D

D

C

C


B

B

A

A

EMPTY

SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE Reference			
 Apple Inc.	DRAWING NUMBER	<SCH_NUM>	SIZE
	REVISION	<E4LABEL>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	<BRANCH>	
	PAGE	120	OF 120
	SHEET	78	OF 78

8

7

6

5

4

3

2

1