

8

7

6

5

4

3

2

1

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD / DATE
<REV>	<ECN>	<ECO_DESCRIPTION>	<ECODATE>

SCHEM, MLB, D1

9/8/12

Page	(csa)	Contents	Sync	Date
1	1	Table of Contents	MASTER	MASTER
2	2	System Block Diagram	MASTER	02/15/2011
3	3	Power Block Diagram	K17 KEP	06/30/2009
4	4	Revision History	MASTER	MASTER
5	5	BOM Configuration	MASTER	MASTER
6	6	BOM Configuration	MASTER	MASTER
7	7	Functional / ICT Test	MASTER	MASTER
8	8	Power Aliases	MASTER	MASTER
9	9	Signal Aliases	D1 MLB TEST	01/27/2012
10	10	CPU DMI/PEG/FDI/RSVD	J30 MLB	07/14/2011
11	11	CPU CLOCK/MISC/JTAG	J30 MLB	07/14/2011
12	12	CPU DDR3 INTERFACES	J30 MLB	07/14/2011
13	13	CPU POWER	J30 MLB	07/14/2011
14	14	CPU GROUNDS	J30 MLB	07/14/2011
15	16	CPU DECOUPLING-I	MASTER	MASTER
16	17	CPU DECOUPLING-II	MASTER	MASTER
17	18	PCH SATA/PCIe/CLK/LPC/SPI	J13 MLB	09/15/2011
18	19	PCH DMI/FDI/PM/Graphics	J13 MLB	09/15/2011
19	20	PCH PCI/USB/TP/RSVD	J13 MLB	09/15/2011
20	21	PCH GPIO/MISC/NCTF	J13 MLB	09/15/2011
21	22	PCH POWER	J13 MLB	09/15/2011
22	23	PCH GROUNDS	J13 MLB	09/15/2011
23	24	PCH DECOUPLING	J13 MLB	09/15/2011
24	25	CPU & PCH XDP	J30 MLB	07/14/2011
25	26	Chipset Support	MASTER	MASTER
26	27	USB HUB & MUX	J5 AMD	08/17/2011
27	28	CPU Memory S3 Support	J5 MLB	07/29/2011
28	29	DDR3 SDRAM Bank A (Rank 0)	J5 MLB	07/14/2011
29	31	DDR3 SDRAM Bank B (Rank 0)	J5 MLB	07/14/2011
30	33	DDR3 Termination	MASTER	MASTER
31	34	DDR3/FRAMEBUF VREF MARGINING	J5 MLB	07/29/2011
32	35	ALS/CAMERA CONNECTOR	MASTER	MASTER
33	36	Thunderbolt Host (1 of 2)	J5 MLB KEPLER	11/14/2011
34	37	Thunderbolt Host (2 of 2)	J5 MLB KEPLER	11/14/2011
35	38	Thunderbolt Power Support	J5 MLB KEPLER	11/14/2011
36	44	RIO CONNECTORS	MASTER	MASTER
37	45	SSD/HDD Connectors	MASTER	MASTER
38	46	USB 3.0 CONNECTORS	J5 AMD	08/24/2011
39	49	SMC	D1 SENSORS	02/20/2012
40	50	SMC Support	D1 SENSORS	02/20/2012
41	51	LPC+SPI Debug Connector	D1 SENSORS	02/20/2012
42	52	SMBus Connections	MASTER	MASTER
43	53	Power Sensor: Load Side	D1 SENSORS	02/20/2012
44	54	Power Sensor: High Side	D1 SENSORS	02/20/2012
45	55	Thermal Sensors	D1 SENSORS	02/20/2012

Page	(csa)	Contents	Sync	Date
46	56	Fan Connectors	J5 MLB	07/29/2011
47	57	KEYBOARD/TRACKPAD (1 OF 2)	D2 MLB KEPLER	12/08/2011
48	58	KEYBOARD/TRACKPAD (2 OF 2)	D2 MLB KEPLER	12/08/2011
49	59	DIGITAL ACCELEROMETER & GYRO	J5 MLB	07/29/2011
50	61	SPI ROM	J13 MLB	01/20/2012
51	62	AUDIO: CODEC/REGULATOR	D1 AUDIO	06/06/2012
52	63	AUDIO: HEADPHONE FILTER	D1 AUDIO	06/06/2012
53	66	AUDIO: SPEAKER AMP	D1 AUDIO	06/06/2012
54	67	AUDIO: JACK	D1 AUDIO	06/06/2012
55	68	AUDIO: JACK TRANSLATORS	D1 AUDIO	06/06/2012
56	69	DC-In & Battery Connectors	MASTER	MASTER
57	70	PBus Supply & Battery Charger	MASTER	MASTER
58	71	System Agent Supply	MASTER	MASTER
59	72	5V / 3.3V Power Supply	MASTER	MASTER
60	73	1.5V DDR3 Supply	MASTER	MASTER
61	74	CPU IMVP7 & AXG VCore Regulator	MASTER	MASTER
62	75	CPU IMVP7 & AXG VCore Output	MASTER	MASTER
63	76	CPUVCCIO (1.05V) Power Supply	MASTER	MASTER
64	77	Misc Power Supplies	MASTER	MASTER
65	78	Power FETs	MASTER	MASTER
66	79	Power Control 1/ENABLE	MASTER	MASTER
67	90	eDP Display Connector	D1 SENSORS	07/11/2012
68	92	DDC Crossbar	MASTER	MASTER
69	94	Thunderbolt Connector A	J5 MLB KEPLER	11/14/2011
70	96	Thunderbolt Connector B	J5 MLB KEPLER	11/14/2011
71	97	LCD Backlight Driver (LP8545)	J5 MLB KEPLER	09/21/2011
72	100	CPU Constraints	J5 MLB	09/13/2011
73	101	Memory Constraints	J5 MLB	09/13/2011
74	102	PCH Constraints 1	J5 MLB KEPLER	09/21/2011
75	103	PCH Constraints 2	J5 MLB	07/29/2011
76	105	Thunderbolt Constraints	T29 CR	08/31/2011
77	106	SMC Constraints	J5 MLB	07/29/2011
78	108	Project Specific Constraints	J5 MLB	07/29/2011
79	109	PCB Rule Definitions	J5 MLB	07/29/2011
80	132	Power Sensors: Extended	D1 SENSORS	07/11/2012

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-9216	1	SCHEM, MLB, D1	SCH	CRITICAL	
820-3462	1	PCBF, MLB (NEW), D1	PCB	CRITICAL	

DRAWING
 TITLE=MLB
 ABBREV=ABBREV
 LAST MODIFIED=THU Aug 9 12 34 09 2012

DRAWING TITLE		SCHEM, MLB, D1	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	1 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	1 OF 80
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8

7

6


5

4

3

2

1



SYNC MASTER=MASTER		SYNC DATE=02/15/2011	
System Block Diagram			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	2 OF 132
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	2 OF 80
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

SYNC MASTER=MASTER		SYNC DATE=MASTER	
Revision History			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		4 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		4 OF 80	

www.laptop-schematics.com

PD Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
860-1533	1	STDOFF, BMU, TOPSIDE, D1, SM	J6950_63	CRITICAL	
860-1530	1	STDOFF-1.9D2.93H-TW-0.85-1.2	J6950_64	CRITICAL	
860-1529	1	STDOFF-1.80D1.53H-SM	J6950_65	CRITICAL	
825-7841	1	LBL, PART CONFIG, BOARDS, D2	CONFIG_LABEL	CRITICAL	
946-4350	1	D1 MLB LOCTITE UV GLUE 180024/S 0.24G	EDGE_BOND	CRITICAL	

DEVELOPMENT/BASE BOMs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-4094	1	D1 MLB DEVELOPMENT BOM	DEVEL	CRITICAL	DEVEL_BOM
607-9189	1	D1 MLB BASE BOM	BASE	CRITICAL	BASE_BOM

SMC

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
34183528	1	IC SMC13 PROTOG D1	U4900	CRITICAL	SMC PROG PHOTO
34183404	1	IC SMC DEVELOPMENT-P18 D1	U4900	CRITICAL	SMC PROG P18
34183405	1	IC SMC DEVELOPMENT-P18 D1	U4900	CRITICAL	SMC PROG P18
34183406	1	IC SMC DEVELOPMENT-P18 D1	U4900	CRITICAL	SMC PROG P18

EFI ROM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
34183571	1	IC EP ROM PHOTO D1	U6100	CRITICAL	BOOTROM PROG PHOTO
34183603	1	IC EFI ROM P18 D1	U6100	CRITICAL	BOOTROM PROG P18
34183636	1	IC EFI ROM P182 D1	U6100	CRITICAL	BOOTROM PROG P182
34183650	1	IC EFI ROM P18 D1	U6100	CRITICAL	BOOTROM PROG P18
3418XXXX	1	IC EFI ROM P182 D1	U6100	CRITICAL	BOOTROM PROG P182
34183667	1	IC EFI ROM P18 D1	U6100	CRITICAL	BOOTROM PROG P18

Programmables - All builds

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
33580809	1	64 MBIT SPI SERIAL SERIAL 1/0 FLASH MEMORY	U6100	CRITICAL	BOOTROM BLANK
33580803	1	64 MBIT SPI SERIAL SERIAL 1/0 FLASH MEMORY	U6100	CRITICAL	BOOTROM BLANK
34183670	1	IC TP PROG U224 P18 D1	U5701	CRITICAL	TPAD PROG PROG
33782983	1	IC TP PROG QFN BLANK	U5701	CRITICAL	TPAD PROG BLANK
34183668	1	IC TSTRON CH V14 D1 P18	U3690	CRITICAL	TSTRON PROG
33580865	1	IC TSTRON SERIAL SER 8020	U3690	CRITICAL	TSTRON BLANK
33881098	1	IC SMC13 AS LANE1/2/3/4/5/6/7/8	U4900	CRITICAL	SMC BLANK
998 3919	1	SOCKET SMC13	J4900	CRITICAL	SMC SOCKET

SYNC MASTER=MASTER SYNC DATE=MASTER

BOM Configuration

Apple Inc.


DRAWING NUMBER: <SCH_NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 6 OF 132
 SHEET: 6 OF 80



TBT Rails (off when no cable)

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
Power Aliases		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	8 OF 132
		SHEET	8 OF 80



eDP signals
79 67 DP INT AUX C P == TP EDP AUX P 10
MAKE_BASE=TRUE
79 67 DP INT AUX C N == TP EDP AUX N 10
MAKE_BASE=TRUE
79 67 DP INT ML C P<3..0> == TP EDP TX P<3..0> 10
MAKE_BASE=TRUE
79 67 DP INT ML C N<3..0> == TP EDP TX N<3..0> 10
MAKE_BASE=TRUE

CPU signals
27 MEMVTT EN == DDRVTT EN 27 60
MAKE_BASE=TRUE
T29 Signals Through PEG
75 33 7 PCIE TBT D2R P<3..0> == PEG D2R P<11..8> 10
MAKE_BASE=TRUE
75 33 7 PCIE TBT D2R N<3..0> == PEG D2R N<11..8> 10
MAKE_BASE=TRUE
75 33 7 PCIE TBT R2D C P<3..0> == PEG R2D C P<11..8> 10
MAKE_BASE=TRUE
75 33 7 PCIE TBT R2D C N<3..0> == PEG R2D C N<11..8> 10
MAKE_BASE=TRUE

NC CPU THERMDN == CPU THERMD N 10 78
MAKE_BASE=TRUE NO_TEST=TRUE
NC CPU THERMDP == CPU THERMD P 10 78
MAKE_BASE=TRUE NO_TEST=TRUE
NC LCD FSS == LCD FSS 67
MAKE_BASE=TRUE NO_TEST=TRUE

71 7 LCD BKLT PWM == LVDS IG BKL PWM 18
MAKE_BASE=TRUE
71 LCD BKLT EN == LVDS IG BKL ON 18
MAKE_BASE=TRUE
67 LCD PWR EN == LVDS IG PANEL PWR 18
MAKE_BASE=TRUE

SD PWR EN PCH == ENET LOW PWR PCH 20 24 25
MAKE_BASE=TRUE
36 7 SD PWR EN == ENET LOW PWR 25
MAKE_BASE=TRUE
TP FW PWR EN == FW PWR EN 25
MAKE_BASE=TRUE

NC PCIE CLK100M SSDN == PCIE CLK100M SSD N 7 17 75
MAKE_BASE=TRUE TRUE
NC PCIE CLK100M SSDP == PCIE CLK100M SSD P 7 17 75
MAKE_BASE=TRUE TRUE
NC PCIE CLK100M FWN == PCIE CLK100M FW N 7 17 75
MAKE_BASE=TRUE TRUE
NC PCIE CLK100M FWP == PCIE CLK100M FW P 7 17 75
MAKE_BASE=TRUE TRUE

CR SFF DG v1p0 Table 3-56 mapping for HDMI
78 36 7 HDMI IG CLK C P == TP DP IG B MLP<3> 18
MAKE_BASE=TRUE
78 36 7 HDMI IG CLK C N == TP DP IG B MLN<3> 18
MAKE_BASE=TRUE
78 36 7 HDMI IG DATA C P<2..0> == TP DP IG B MLP<0..2> 18
MAKE_BASE=TRUE
78 36 7 HDMI IG DATA C N<2..0> == TP DP IG B MLN<0..2> 18
MAKE_BASE=TRUE

Unused PEG signals
NC PEG D2RP<15..12> == PEG D2R P<15..12> 10
MAKE_BASE=TRUE NO_TEST=TRUE
NC PEG D2RN<15..12> == PEG D2R N<15..12> 10
MAKE_BASE=TRUE NO_TEST=TRUE
NC PEG R2D CP<15..12> == PEG R2D C P<15..12> 10
MAKE_BASE=TRUE NO_TEST=TRUE
NC PEG R2D CN<15..12> == PEG R2D C N<15..12> 10
MAKE_BASE=TRUE NO_TEST=TRUE

NC PCIE FW D2RN == PCIE FW D2R N 17
MAKE_BASE=TRUE NO_TEST=TRUE
NC PCIE FW D2RP == PCIE FW D2R P 17
MAKE_BASE=TRUE NO_TEST=TRUE
NC PCIE FW R2D CN == PCIE FW R2D C N 17
MAKE_BASE=TRUE NO_TEST=TRUE
NC PCIE FW R2D CP == PCIE FW R2D C P 17
MAKE_BASE=TRUE NO_TEST=TRUE

HDMI HPD
36 7 HDMI IG DDC CLK == DPA IG DDC CLK 18
MAKE_BASE=TRUE
36 7 HDMI IG DDC DATA == DPA IG DDC DATA 18
MAKE_BASE=TRUE
36 7 HDMI HPD == DPA IG HPD 18
MAKE_BASE=TRUE

Unused GPU signals
NC PEG D2RP<7..0> == PEG D2R P<7..0> 10
MAKE_BASE=TRUE NO_TEST=TRUE
NC PEG D2RN<7..0> == PEG D2R N<7..0> 10
MAKE_BASE=TRUE NO_TEST=TRUE
NC PEG R2D CP<7..0> == PEG R2D C P<7..0> 10
MAKE_BASE=TRUE NO_TEST=TRUE
NC PEG R2D CN<7..0> == PEG R2D C N<7..0> 10
MAKE_BASE=TRUE NO_TEST=TRUE

Unused SATA ODD Signals
NC SATA ODD D2RN == SATA ODD D2R N 17
MAKE_BASE=TRUE NO_TEST=TRUE
NC SATA ODD D2RP == SATA ODD D2R P 17
MAKE_BASE=TRUE NO_TEST=TRUE
NC SATA ODD R2D CN == SATA ODD R2D C N 17
MAKE_BASE=TRUE NO_TEST=TRUE
NC SATA ODD R2D CP == SATA ODD R2D C P 17
MAKE_BASE=TRUE NO_TEST=TRUE

HDMI HPD
36 7 HDMI IG DDC CLK == DPA IG DDC CLK 18
MAKE_BASE=TRUE
36 7 HDMI IG DDC DATA == DPA IG DDC DATA 18
MAKE_BASE=TRUE
36 7 HDMI HPD == DPA IG HPD 18
MAKE_BASE=TRUE

NC DPA IG AUX CHP == DPA IG AUX CH P 18
MAKE_BASE=TRUE NO_TEST=TRUE
NC DPA IG AUX CHN == DPA IG AUX CH N 18
MAKE_BASE=TRUE NO_TEST=TRUE

Unused Memory Signals
NC MEM A CLKP<1> == MEM A CLK P<1> 12
MAKE_BASE=TRUE NO_TEST=TRUE
NC MEM A CLKN<1> == MEM A CLK N<1> 12
MAKE_BASE=TRUE NO_TEST=TRUE
NC MEM B CLKP<1> == MEM B CLK P<1> 12
MAKE_BASE=TRUE NO_TEST=TRUE
NC MEM B CLKN<1> == MEM B CLK N<1> 12
MAKE_BASE=TRUE NO_TEST=TRUE

DP TBTSNK0 AUXCH C P == DPB IG AUX CH P 18
MAKE_BASE=TRUE
DP TBTSNK0 AUXCH C N == DPB IG AUX CH N 18
MAKE_BASE=TRUE
DP TBTSNK0 ML C P<3..0> == TP DP IG C MLP<3..0> 18
MAKE_BASE=TRUE
DP TBTSNK0 ML C N<3..0> == TP DP IG C MLN<3..0> 18
MAKE_BASE=TRUE
DP TBTSNK0 DDC CLK == DPB IG DDC CLK 18
MAKE_BASE=TRUE
DP TBTSNK0 DDC DATA == DPB IG DDC DATA 18
MAKE_BASE=TRUE
DP TBTSNK0 HPD == DPB IG HPD 18
MAKE_BASE=TRUE
DP TBTSNK1 AUXCH C P == TP DP IG D AUXP 18
MAKE_BASE=TRUE
DP TBTSNK1 AUXCH C N == TP DP IG D AUXN 18
MAKE_BASE=TRUE
DP TBTSNK1 ML C P<3..0> == TP DP IG D MLP<3..0> 18
MAKE_BASE=TRUE
DP TBTSNK1 ML C N<3..0> == TP DP IG D MLN<3..0> 18
MAKE_BASE=TRUE
DP TBTSNK1 DDC CLK == TP DP IG D CTRL CLK 18
MAKE_BASE=TRUE
DP TBTSNK1 DDC DATA == TP DP IG D CTRL DATA 18
MAKE_BASE=TRUE
DP TBTSNK1 HPD == TP DP IG D HPD 18
MAKE_BASE=TRUE

NC PEG CLK100MN == PEG CLK100M N 7 17 75
MAKE_BASE=TRUE NO_TEST=TRUE
NC PEG CLK100MP == PEG CLK100M P 7 17 75
MAKE_BASE=TRUE NO_TEST=TRUE

UNUSED USB SIGNALS
NC USB3 EXTC TXP == USB3 EXTC TX P 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB3 EXTC TXN == USB3 EXTC TX N 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB3 EXTC RXP == USB3 EXTC RX P 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB3 EXTC RXN == USB3 EXTC RX N 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB EXTCP == USB EXTC P 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB EXTCPN == USB EXTC N 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB3 EXTD TXP == USB3 EXTD TX P 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB3 EXTD TXN == USB3 EXTD TX N 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB3 EXTD RXP == USB3 EXTD RX P 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB3 EXTD RXN == USB3 EXTD RX N 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB EXTD EHCIP == USB EXTD EHCI P 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB EXTD EHCIN == USB EXTD EHCI N 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB 4N == TP USB 4N 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB 4P == TP USB 4P 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB SDN == TP USB SDN 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB SDP == TP USB SDP 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB WLANN == TP USB WLANN 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB WLANP == TP USB WLANP 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB BT HSN == TP USB BT HSN 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB BT HSP == TP USB BT HSP 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB 12N == TP USB 12N 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB 12P == TP USB 12P 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB 13N == TP USB 13N 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB 13P == TP USB 13P 19
MAKE_BASE=TRUE NO_TEST=TRUE

Frame Holes
ZT0940 4P5R2P3-3P5B
ZT0960 4P5R2P3-3P5B
Bosses for limiting deflection
SH0910 2.80D1.2ID-2.25H-SM-D1 APN:860-1557
SH0911 2.80D1.2ID-2.25H-SM-D1
SH0912 2.80D1.2ID-2.25H-SM-D1
SH0913 2.80D1.2ID-2.25H-SM-D1
SH0920 STDOFF-4.50D2.15H-SM
SH0921 STDOFF-4.50D2.15H-SM
SH0926 STDOFF-4.50D2.15H-SM
SH0927 STDOFF-4.50D2.15H-SM
SH0928 STDOFF-4.50D1.73H-SM
SH0963 STDOFF-4.50D2.33H-SM
SH0963 is BMU standoff with flange. 860-1534
D1 THERMAL MODULE STANDOFF (860-1439)
D1 BMU MODULE STANDOFFS
FAN BOSSSES (4X 860-1327)
SH0922 STDOFF-4.50D1.8H-SM
SH0923 STDOFF-4.50D1.8H-SM
SH0924 STDOFF-4.50D1.8H-SM
SH0925 STDOFF-4.50D1.8H-SM
D1 POGO PINS (870-2451)
SH0932 POGO-2.30D-5.5H-SM-LOW-FORCE
SH0933 POGO-2.30D-4.1H-SM-LOW-FORCE
SH0934 POGO-2.30D-5.5H-SM-LOW-FORCE
SH0935 POGO-2.30D-5.5H-SM-LOW-FORCE
SH0936 POGO-2.30D-5.5H-SM-LOW-FORCE
SH0937 POGO-2.30D-5.5H-SM-LOW-FORCE
D1 ELIPTICAL SLOT HOLES
ZT0930 SL-3.9X2.3-4.2x2.6
ZT0920 SL-2.8X1.8-3.1x2.1
ZT0931 SL-3.9X2.3-4.2x2.6

TH0900 TH-NSP SL-1.1X0.5-1.4x0.8
TH0903 APN:862-0118 TH-NSP SL-1.1X0.5-1.4x0.8
TH0904 APN:998-3975 TH-NSP SL-1.1X0.45-1.4x0.75
TH0905 TH-NSP SL-1.1X0.45-1.4x0.75
TH0900 for upper TBT can gnd slot
TH0903 for lower TBT can gnd slot
TH0904,5 for USB can gnd slot


MLB RAMCFG3
MLB RAMCFG2
MLB RAMCFG1
MLB RAMCFG0
R0910 1K 5% 1/20W MF 2012
R0911 1K 5% 1/20W MF 2012
R0912 1K 5% 1/20W MF 2012
R0913 1K 5% 1/20W MF 2012
GND
MIN LINE WIDTH=0.6MM
MIN NECK WIDTH=0.2MM
VOLTAGE=5V
Digital Ground
XW0902 1 2 PP5V S0 AUDIO AMP L 53
XW0903 1 2 PP5V S0 AUDIO AMP R 53

NC PCH GPIO64 CLKOUTFLEX0 == TP PCH GPIO64 CLKOUTFLEX0 17
MAKE_BASE=TRUE
NC PCH GPIO65 CLKOUTFLEX1 == TP PCH GPIO65 CLKOUTFLEX1 17
MAKE_BASE=TRUE
NC PCH GPIO66 CLKOUTFLEX2 == TP PCH GPIO66 CLKOUTFLEX2 17
MAKE_BASE=TRUE
NC PCH GPIO67 CLKOUTFLEX3 == TP PCH GPIO67 CLKOUTFLEX3 17
MAKE_BASE=TRUE
USB SIGNALS
74 36 7 USB BT P == USBHUB DN1 P 26
MAKE_BASE=TRUE
74 36 7 USB BT N == USBHUB DN1 N 26
MAKE_BASE=TRUE
74 47 USB TPAD P == USBHUB DN2 P 26
MAKE_BASE=TRUE
74 47 USB TPAD N == USBHUB DN2 N 26
MAKE_BASE=TRUE
74 39 USB SMC P == USBHUB DN3 P 26
MAKE_BASE=TRUE
74 39 USB SMC N == USBHUB DN3 N 26
MAKE_BASE=TRUE
74 39 PU USBHUB DN4 P == USBHUB DN4 P 26
MAKE_BASE=TRUE
74 39 PU USBHUB DN4 N == USBHUB DN4 N 26
MAKE_BASE=TRUE

UNUSED USB SIGNALS
NC USB3 EXTC TXP == USB3 EXTC TX P 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB3 EXTC TXN == USB3 EXTC TX N 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB3 EXTC RXP == USB3 EXTC RX P 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB3 EXTC RXN == USB3 EXTC RX N 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB EXTCP == USB EXTC P 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB EXTCPN == USB EXTC N 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB3 EXTD TXP == USB3 EXTD TX P 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB3 EXTD TXN == USB3 EXTD TX N 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB3 EXTD RXP == USB3 EXTD RX P 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB3 EXTD RXN == USB3 EXTD RX N 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB EXTD EHCIP == USB EXTD EHCI P 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB EXTD EHCIN == USB EXTD EHCI N 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB 4N == TP USB 4N 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB 4P == TP USB 4P 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB SDN == TP USB SDN 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB SDP == TP USB SDP 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB WLANN == TP USB WLANN 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB WLANP == TP USB WLANP 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB BT HSN == TP USB BT HSN 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB BT HSP == TP USB BT HSP 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB 12N == TP USB 12N 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB 12P == TP USB 12P 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB 13N == TP USB 13N 19
MAKE_BASE=TRUE NO_TEST=TRUE
NC USB 13P == TP USB 13P 19
MAKE_BASE=TRUE NO_TEST=TRUE

R0991 10K 5% 1/20W MF 2012
Unused PGOOD signal
CPUIMVP AXG PGOOD 41
TP P1V5S3RS0 RAMP DONE == P1V5S3RS0 RAMP DONE 65
MAKE_BASE=TRUE
TP DDRREG PGOOD == DDRREG PGOOD 60
MAKE_BASE=TRUE

Signal Aliases
Apple Inc.
DRAWING NUMBER: <SCH_NUM> D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED
PAGE: 9 OF 132
SHEET: 9 OF 80



NOTE: Intel provides an internal pull-up of 5-15k to VCCIO on all CFG signals.

OMIT_TABLE CRITICAL

OMIT_TABLE CRITICAL

MIN LINE WIDTH=0.3MM
MIN SPC WIDTH=0.2MM
VOLTAGE=0.75V

PLACE_NEAR=U1000.H43:50.8MM
PLACE_SIDE=TOP

PLACE_NEAR=U1000.H45:50.8MM
PLACE_SIDE=TOP

PLACE_NEAR=U1000.H45:50.8MM
PLACE_SIDE=TOP

PLACE_NEAR=U1000.H43:50.8MM
PLACE_SIDE=TOP

PLACE_NEAR=U1000.H45:50.8MM
PLACE_SIDE=TOP

PLACE_NEAR=U1000.H45:50.8MM
PLACE_SIDE=TOP

PLACE_NEAR=U1000.H45:50.8MM
PLACE_SIDE=TOP

PLACE_NEAR=U1000.H45:50.8MM
PLACE_SIDE=TOP

PLACE_NEAR=U1000.H45:50.8MM
PLACE_SIDE=TOP

PLACE_NEAR=U1000.H45:50.8MM
PLACE_SIDE=TOP

PLACE_NEAR=U1000.H45:50.8MM
PLACE_SIDE=TOP

PLACE_NEAR=U1000.H45:50.8MM
PLACE_SIDE=TOP

PLACE_NEAR=U1000.H45:50.8MM
PLACE_SIDE=TOP

PLACE_NEAR=U1000.H45:50.8MM
PLACE_SIDE=TOP

PLACE_NEAR=U1000.H45:50.8MM
PLACE_SIDE=TOP

PLACE_NEAR=U1000.H45:50.8MM
PLACE_SIDE=TOP

PLACE_NEAR=U1000.H45:50.8MM
PLACE_SIDE=TOP

PLACE_NEAR=U1000.H45:50.8MM
PLACE_SIDE=TOP

PLACE_NEAR=U1000.H45:50.8MM
PLACE_SIDE=TOP

PLACE_NEAR=U1000.H45:50.8MM
PLACE_SIDE=TOP

PLACE_NEAR=U1000.H45:50.8MM
PLACE_SIDE=TOP

PLACE_NEAR=U1000.H45:50.8MM
PLACE_SIDE=TOP

PLACE_NEAR=U1000.H45:50.8MM
PLACE_SIDE=TOP

PLACE_NEAR=U1000.H45:50.8MM
PLACE_SIDE=TOP

PLACE_NEAR=U1000.H45:50.8MM
PLACE_SIDE=TOP

PLACE_NEAR=U1000.H45:50.8MM
PLACE_SIDE=TOP

PLACE_NEAR=U1000.H45:50.8MM
PLACE_SIDE=TOP

PLACE_NEAR=U1000.H45:50.8MM
PLACE_SIDE=TOP

PLACE_NEAR=U1000.H45:50.8MM
PLACE_SIDE=TOP

PLACE_NEAR=U1000.H45:50.8MM
PLACE_SIDE=TOP

PLACE_NEAR=U1000.H45:50.8MM
PLACE_SIDE=TOP

PLACE_NEAR=U1000.H45:50.8MM
PLACE_SIDE=TOP

PLACE_NEAR=U1000.H45:50.8MM
PLACE_SIDE=TOP

PLACE_NEAR=U1000.H45:50.8MM
PLACE_SIDE=TOP

PLACE_NEAR=U1000.H45:50.8MM
PLACE_SIDE=TOP

PLACE_NEAR=U1000.H45:50.8MM
PLACE_SIDE=TOP

PLACE_NEAR=U1000.H45:50.8MM
PLACE_SIDE=TOP

PLACE_NEAR=U1000.H45:50.8MM
PLACE_SIDE=TOP

PLACE_NEAR=U1000.H45:50.8MM
PLACE_SIDE=TOP

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0066	1	RES MET FILM 1/16W 1K 0402 080 LFP	R1031		EDP:YES
116S0090	1	RES MET FILM 1/16W 10K 0402 080 LFP	R1031		EDP:NO

Intel Doc 460452 ChiefRiver Platform design guild revl 0 section 2 2 12 recommendation

NOTE: edp_COMPIO and edp_ICOMPO can not be left floating even if Internal Graphics is disabled since they are shared with other interfaces.

NOTE: The EDP HPD processor input is a low voltage active low signal. Therefore, an inverting level shifter is required on the motherboard to convert the active high signal from Embedded DisplayPort sink device to low voltage signals for the processor (refer to latest Processor EDS for DC specifications).
If HPD is disabled while EDP interface is still enabled, connect it to CPU VCCIO via a 10k-ohm pull-up resistor on the motherboard. This signal can be left as no-connect if entire EDP interface is disabled.

FOR IVYBRIDGE PROCESSOR

CFG [7] :PEG DEFER TRAINING 1 = (DEFAULT) IMMEDIATELY AFTER xxRESETB 0 = WAIT FOR BIOS
CFG [6:5] :PCIe BIFURCATION 11 = 1 X16 (DEFAULT) 10 = 2 X8 01 = RSVD 00 = X8, X4, X4
CFG [4] :eDP ENABLE/DISABLE 1 = DISABLED 0 = ENABLED
CFG [3] :PCIe x4 LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED
CFG [2] :PCIe x16 LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED

SYNC MASTER=J30_MLB SYNC DATE=07/14/2011


CPU DMI/PEG/FDI/RSVD

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER: <SCH_NUM>
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 10 OF 132
SHEET: 10 OF 80

www.laptop-schematics.com



www.laptop-schematics.com

SYNC MASTER=J30 MLB		SYNC DATE=07/14/2011	
CPU CLOCK/MISC/JTAG			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	11 OF 132
		SHEET	11 OF 80



OMIT_TABLE
CRITICAL

OMIT_TABLE
CRITICAL

U1000
BGA
(3 OF 9)

U1000
BGA
(4 OF 9)

IVY-BRIDGE
2C-35W

IVY-BRIDGE
2C-35W

MEMORY CHANNEL A

MEMORY CHANNEL B

SYNC MASTER=J30_MLB SYNC DATE=07/14/2011

CPU DDR3 INTERFACES

Apple Inc.


DRAWING NUMBER: <SCH_NUM> SIZE: D

REVISION: <E4LABEL>


BRANCH: <BRANCH>

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE: 12 OF 132
SHEET: 12 OF 80




SYNC MASTER=J30_MLB		SYNC DATE=07/14/2011	
PAGE TITLE			
CPU POWER			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		<E4LABEL>	<BRANCH>
		PAGE	13 OF 132
		SHEET	13 OF 80



SYNC MASTER=J30_MLB		SYNC DATE=07/14/2011	
PAGE TITLE			
CPU GROUNDS			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	14 OF 132
		SHEET	14 OF 80

CPU VCORE DECOUPLING


Intel recommendation (Table 7-2): Option 2: 35x 2.2uF, 12x 22uF, 4x 470uF, or Option 3: 35x 2.2uF, 6x 22uF, 6x 330 uF



CPU VCCIO/VCCPQ DECOUPLING

Intel recommendation (Table 7-7): 26x 1uF, 10x 10uF, 2x 330uF


PLACEMENT_NOTE (C1684-C167F):
Place near U1000 on bottom side



CPU VCCPLL DECOUPLING

Intel recommendation (table 7-5): 2x 1uF, 1x 330uF

PLACEMENT_NOTE (C1646-C1671):
Place near U1000 on bottom side



SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
CPU DECOUPLING-I			
 Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION	BRANCH	
	<E4LABEL>	<BRANCH>	
	PAGE	16 OF 132	
	SHEET	15 OF 80	


VAXG DECOUPLING

Intel recommendation (Table 7-4) for GT2 3.9mOhm LL: 11x 1uF, 6x 10uF, 6x 22uF, 2x 470uF

43 13 10 # =PPVCORE_S0_CPU_VCCAXG


PLACEMENT_NOTE (C1700-C1710):

Place on bottom side of U1000




PLACEMENT_NOTE (C1711-C1716):

CRITICAL CRITICAL CRITICAL CRITICAL CRITICAL CRITICAL




PLACEMENT_NOTE (C1717-C1722):

CRITICAL CRITICAL CRITICAL CRITICAL CRITICAL CRITICAL NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF



PLACEMENT_NOTE (C1723-C1724):

Place near inductors on bottom side.




CPU VDDQ/VCCDQ DECOUPLING



Intel recommendation (Table 7-11): 10x 1uF, 8x 10uF, 1x 330uF

PLACEMENT_NOTE (C1738-C1747):


Place on bottom side of U1000



Place close to U1000 on bottom side



Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402






CPU VCCSA DECOUPLING


Intel recommendation (Table 7-9): 5x 1uF, 5x 10uF, 1x 330uF

PLACEMENT_NOTE (C1758-C1762):

Place on bottom side of U1000



SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
CPU DECOUPLING-II			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
17 OF 132		16 OF 80	





SYNC MASTER=J13 MLB		SYNC DATE=09/15/2011	
PCH DMI/FDI/PM/Graphics			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	19 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	18 OF 80
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			







BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H

Systems with no chip-down memory should pull all 4 RAMCFG GPIOs high.
Systems with chip-down memory should add pull-downs on another page and set straps per software.


R2574 is 1K series resistor between U2100 output and PCH input to reduce the current between the two drivers..




JTAG Isolation due to glitch in and out of sleep
NOTE: TCK from PCH is Push Pull CMOS
NOTE: TMS/TDI from PCH is Open Drain
NOTE: TDO from CR is Push Pull CMOS




SYNC MASTER=J13 MLB		SYNC DATE=09/15/2011	
PCH GPIO/MISC/NCTF			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	21 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	20 OF 80
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=J13 MLB		SYNC DATE=09/15/2011	
PAGE TITLE			
PCH GROUNDS			
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	23 OF 132
		SHEET	22 OF 80



SYNC MASTER=T13 MLB		SYNC DATE=09/15/2011	
PCH DECOUPLING			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	24 OF 132
		SHEET	23 OF 80



NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.

NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.

NOTE: XDP_DBRESET_L pulled-up to 3.3V on PCH Support Page


1K series R on PCH Support Page

PCH/XDP Signal Isolation Notes:
 - Following Intel's Debug Prot Design Guid for HR and CR v1.3 doc id 404081.
 Initially, stuffing both 33 and 0 ohms and validate whether it is functional in that state, else add BOM options.
 - For isolated GPIOs:
 - 'Output' non-XDP signals require pulls.
 - 'Output' PCH/XDP signals require pulls.


R252x, R253x, R257x and R259x should be placed where signal path needs to split between route from PCH to J2550 and path to non-XDP signal destination.

PAGE TITLE		SYNC DATE=07/14/2011	
CPU & PCH XDP		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	25 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	24 OF 80
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	


GPIO Glitch Prevention




PCH Reset Button




Platform Reset Connections



33 MHz Clock Series Termination



SDCONN_STATE_CHANGE ISOLATION




System RTC Power Source & 32kHz / 25MHz Clock Generator

VDDIO_25M_A: SB power rail for XTAL circuit.
 VDDIO_25M_B: Ethernet power rail for XTAL circuit.
 VDDIO_25M_C: Thunderbolt power rail for XTAL circuit.
 NOTE: VDD_25M must be powered if any VDDIO_25M_x is powered.


=PPVBAT G3 SYSCLK
 Coin-Cell: VBAT (300-ohm & 10uF RC)
 No Coin-Cell: 3.42V G3Hot (no RC)

=PP3V3 S5 SYSCLK
 Coin-Cell & G3Hot: 3.42V G3Hot
 Coin-Cell & No G3Hot: 3.3V S5
 No Coin-Cell: 3.3V S5
 No bypass necessary



PCH ME Disable Strap

PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q2620 & 5V pull-up allows circuit to work regardless of HDA voltage.



PAGE TITLE		SYNC DATE=MASTER	
Chipset Support			
Apple Inc.	DRAWING NUMBER	<SCH_NUM>	SIZE
	REVISION	<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	<BRANCH>	
	PAGE	26 OF 132	
	SHEET	25 OF 80	

USB MUX FOR LS/FS INTERNAL DEVICES

BOM GROUP	BOM OPTIONS
HUB_ALLREM	HUB_NONREM1_0, HUB_NONREM0_0
HUB_1NONREM	HUB_NONREM1_0, HUB_NONREM0_1
HUB_2NONREM	HUB_NONREM1_1, HUB_NONREM0_0
HUB_3NONREM	HUB_NONREM1_1, HUB_NONREM0_1

NON_REM 1 : NON_REM 0
 0 : 0
 1 : 1

STRAP PIN CFG
 ALL PORTS ARE REMOVABLE
 PORT 1 IS NON REMOVABLE
 PORT 1&2 ARE NON REMOVABLE
 PORT 1&2&3 ARE NON REMOVABLE


CANNOT INDICATE ALL 4 PORTS ARE NON REMOVABLE ON USB2514B VIA STRAPPING, PROGRAM NON_REMOVABLE DEVICE REGISTER 09H

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0485	1	XTAL, 24MHZ, 60PPM, 16PF, 2.5X2X0.55MM, 9DC	Y2700	CRITICAL	

BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
38S0824	1	USB HUB 2514B	U2700	CRITICAL	USBHUB:2514B
38S0923	1	USB HUB 2513B	U2700	CRITICAL	USBHUB:2513B
38S0983	1	USB HUB 2512B	U2700	CRITICAL	USBHUB:2512B


D1,D2 ENGINEERING: USE USB2513B PRODUCTION: USE USB2512B
 J3X ENGINEERING: USE USB2514B PRODUCTION: USE USB2513B



J5 USES 197S0181 FOR Y2700 DUE TO HEIGHT LIMITATION
 J3X USE 197S0284 FOR Y2700 TO SAVE COST

TO CONNECT TP/KB TO PCH XHCI
 NOSTUFF R5701 & R5702, STUFF R2720 & R2721

USB XHCI/EHCI2 PORT MUX FOR EXT B



SYNC MASTER=J5 AMD		SYNC DATE=08/17/2011	
PAGE TITLE			
USB HUB & MUX			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	27 OF 132
		SHEET	26 OF 80

The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.


ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.

WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.

WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.



P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L
 MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L
 MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L

1V35 S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3



Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
to	1	0	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
4	0	0	1	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	1	1	1	1	1	CPU_MEM_RESET_L	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

SYNC MASTER=J5_MLB SYNC DATE=07/29/2011


CPU Memory S3 Support

Apple Inc.


Apple logo

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


DRAWING NUMBER: <SCH_NUM> SIZE: D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 28 OF 132
 SHEET: 27 OF 80



SDRAM Bypassing (NOTE: 2x 2.2uF and 3x 0.1uF per chip)



PAGE TITLE		SYNC DATE=07/14/2011	
DDR3 SDRAM Bank A (Rank 0)			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
I NOT TO REPRODUCE OR COPY IT			
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
29 OF 132		28 OF 80	





SYNC MASTER=J5 MLB
 SYNC DATE=07/14/2011
DDR3 SDRAM Bank B (Rank 0)
 Apple Inc.
 DRAWING NUMBER: <SCH_NUM>
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED
 PAGE: 31 OF 132
 SHEET: 29 OF 80

JEDEC 4.20.18 Unbuffered SODIMM Raw Card F spec recommends 36 Ohm term to VTT for CS,CKE,ODT and 36 Ohm for BA,A,RAS,CAS,WE



www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com




MEM Clock Termination
 Place RC end termination after last DRAM
 Place Source Cterm at neckdown at first DRAM



SYNC MASTER=MASTER		SYNC DATE=MASTER	
DDR3 Termination			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	33 OF 132
		SHEET	30 OF 80

NOTE: Must not enable more than two SO-DIMM margining buffers at once or VRef source may be overloaded.



Page Notes

Power aliases required by this page:
 - =PP3V3_S3_VREFMRGN
 - =PPVTT_S3_DDR_BUF
 - =PPDDR_S3_MEMVREF

Signal aliases required by this page:
 - =I2C_VREFDACS_SCL
 - =I2C_VREFDACS_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA

BOM options provided by this page:
 DDRVREF_DAC - Stuffs Apple margining circuit.
 VREFDQ:LDO - LDO outputs sent to DQ inputs.
 VREFDQ:LDO_DAC - Margined LDO outputs sent to DQ inputs.
 VREFDQ:M1_M3 - CPU margined DDR voltage divider sent to DQ inputs.
 VREFDQ:M1_DAC - DAC margined DDR voltage divider sent to DQ inputs.
 VREFCA:LDO - LDO outputs sent to CA inputs.
 VREFCA:LDO_DAC - DAC margined LDO outputs sent to CA inputs.

RST* on 'platform reset' so that system watchdog will disable margining.
 NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.

NOTE: CPU DAC output step sizes:
 DDR3 (1.5V) 7.70mV per step
 DDR3L (1.35V) 6.99mV per step

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3403,R3405		VREFDQ:LDO
116S0004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3409,R3411		VREFCA:LDO

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0218	4	RES,MTL FILM,1%,1%,0402,SM,LF	R3421,R3422,R3441,R3442		VREFDQ:M1_DAC
114S0171	2	RES,MTL FILM,332,1%,0402,SM,LF	R3404,R3406		VREFDQ:M1_DAC

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% VRef)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value		0.75V (DAC: 0x3A)			1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)			1.000V - 2.000V (+/- 500mV)	1.056V - 1.442V (+/- 180mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)			0.000V - 3.000V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
VRef current:		+3.4mA - -3.4mA (= sourced)			+6.0mA - -6.0mA (= sourced)	+6.0mA - -5.0mA (= sourced)
DAC step size:		7.69mV / step @ output			8.59mV / step @ output	1.51mV / step @ output

SYNC MASTER=J5 MLB SYNC DATE=07/29/2011


DDR3/FRAMEBUF VREF MARGINING

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM>
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 34 OF 132
 SHEET: 31 OF 80

www.laptop-schematics.com



www.laptop-schematics.com

www.laptop-schematics.com


SYNC MASTER=MASTER		SYNC DATE=MASTER	
ALS/CAMERA CONNECTOR			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	35 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	32 OF 80
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



NOTE: The following pins require testpoints:
0 - GPIO_13
1 - GPIO_1
2 - GPIO_2
3 - GPIO_3
4 - GPIO_5
5 - PCIE_RST_1_N
6 - PCIE_RST_2_N
7 - PCIE_RST_3_N
8 - GPIO_15
9 - GPIO_11
10 - GPIO_14
11 - GPIO_0
12 - GPIO_12
13 - GPIO_10
14 - PB_LSTX
15 - PB_LSRX

For unused port, pull CONFIG1, CONFIG2, LSRX, HPD and CIO_SEL low (10k). All other port signals can be NC.

Thunderbolt Host (1 of 2)	
Apple Inc.	DRAWING NUMBER <SCH NUM> D
	REVISION <E4LABEL>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH <BRANCH>
	PAGE 36 OF 132
	SHEET 33 OF 80



SYMC PARTS: MIB K0PLR		SYMC DATE: 11/14/2011	
PAGE TITLE: Thunderbolt Host (2 of 2)			
Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION	BRANCH	
	<E4LABEL>	<BRANCH>	
	PAGE		
	37 OF 132		
	SHEET		
	34 OF 80		

Page Notes

Power aliases required by this page
 =PPVIN SW TBTBST (8 13V Boost Input)
 =PP15V TBT REG (15V Boost Output)
 =PP3V3 TBT P3V3TBTFTET (3 3V FET Input)
 =PP3V3 TBTLC FET (3 3V FET Output)
 =PP3V3 S0 TBTBWRCTL
 =PP1V05 TBT P1V05TBTFTET (1 05V FET Input)
 =PP1V05 TBTLC FET (1 05V FET Output)


Signal aliases required by this page
 =TBT CLKREQ L
 =TBT RESET L

BOM options provided by this page
 TBTBST Y Stuffs 15V boost circuitry

Thunderbolt 15V Boost Regulator

D
C
B
A

D
C
B
A



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
13890811	4	CAP,CER,4.7UF,10%,25V,X6S,0603	C3895,C3897,C3898,C389A	CRITICAL	TBTBST:Y

Thunderbolt Power Support

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
38 OF 132	
SHEET	
35 OF 80	

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0002	4	RES, 00HM, 0201	L4470,L4471,L4473,L4474		

3V S3 WLAN FET

AIRPORT

DEBUG CURRENT SENSE RD135 connects to PP3V3_WLAN_F

Max Current = 2A (85C)

Part	TPS22924C
Type	Load Switch
R(on)	18.3 mOhms Typ
@ 2.5V	24 mOhms Max

RIO POWER CONNECTOR

CRITICAL
J4400
504050-0691
M-RT-SM


518s0862

RIO FLEX CONNECTOR

CRITICAL
J4410
DF40CG3_0-70DS-0.4V
F-ST-SM

Supervisor & CLKFREG # Isolation

Delay = 130 ms +/- 20%




*NOTE: This connector is shielded 70P Hirose Receptacle.

Note: This receptacle mates with the plug with APN 998-4708.


PAGE TITLE		SYNC DATE=MASTER	
RIO CONNECTORS		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	44 OF 132
		SHEET	36 OF 80

C4518 & C4517 Placement Note:
 It is critical that these two should be near
 to U1800 pin AM1 and AM3.

D2R Passive DeEmphasis
 VALUE: 0.0 DB




R2D Passive DeEmphasis
 VALUE: 0.0 DB



SATA GUMSTICK2 CONNECTOR

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
SSD/HDD Connectors			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	45 OF 132
		SHEET	37 OF 80





NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

D

C

B


A



NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.

SYNC MASTER=D1 SENSORS		SYNC DATE=02/20/2012	
PAGE TITLE			
SMC		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	49 OF 132
		SHEET	39 OF 80


SMC Reset "Button", Supervisor & AVREF Supply




MR1* and MR2* must both be low to cause manual reset.
Used on mobiles to support SMC reset via keyboard.

NOTE: Internal pull-ups are to VIN, not V+.

Debug Power "Buttons"




SMC Crystal Circuit



SMC USB CLOCK REQUIRE THESE CRYSTAL VALUES: 5,6,8,10,12,16,18,20,24,25 MHz

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
197S0486	1	XTAL,12MHZ,30PPM,10PF,3.2X2.5X0.7MM,90C	Y5010	CRITICAL	

Hall Effect pads




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
607-9320	1	SUBASSY,PCBA HALL EFFECT,J4	J5050	CRITICAL	

639-3261 (J4 Hall effect board) reports to 607-9320

- =CHGR ACOK
- HISIDE ISENSE OC
- SMC ADC0
- SMC ADC1
- SMC ADC2
- SMC ADC3
- SMC ADC4
- SMC ADC5
- SMC ADC6
- SMC ADC7
- SMC ADC8
- SMC ADC9
- SMC ADC10
- SMC ADC11
- SMC ADC12
- SMC ADC13
- SMC ADC14
- SMC ADC15
- SMC ADC16
- SMC ADC17
- SMC ADC18
- SMC ADC19
- SMC ADC20
- SMC ADC21
- SMC ADC22
- SMC ADC23
- SMBUS SMC 4 ASF SCL
- SMBUS SMC 4 ASF SDA
- BDV BKL PWM
- SMC PME S4 DARK L


HDMI HPD ESD PROTECTION




S4 SMC WAKE SOURCES





BATLOW# ISOLATION



SMC12 PECEI SUPPORT



SMC12 SPI SUPPORT




Apple Inc. SMC Support

Apple logo


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> SIZE: D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 50 OF 132
SHEET: 40 OF 80


LPC+SPI Connector



SPI Bus Series Termination



SYNC MASTER=D1 SENSORS		SYNC DATE=02/20/2012	
LPC+SPI Debug Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	51 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	41 OF 80
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



www.laptop-schematics.com

www.laptop-schematics.com


www.laptop-schematics.com

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
SMBus Connections			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		<E4LABEL>	<BRANCH>
		PAGE	52 OF 132
		SHEET	42 OF 80

SMLink 1 is slave port to access PCH & CPU via PECI.


CPU/PCH VCCIO & TBT 1.05V Load Side Current Sense (IC1C)

Gain: 200x, EDP: 20 A
 Rsense: 0.001 (R7640)
 V across Rsense: 15 mV
 SMC ADC: 11




DDR 1.35V S3 (Memory) Current Sense (IM0C)

Gain: 364.9x, EDP: 9 A
 Rsense: 0.001 (R5370)
 V across Rsense: 9 mV
 SMC ADC: 10




SSD Current Sense (ISDC)

Gain: 649.35x, EDP: 5 A (16.5 W)
 Rsense: 0.001 (R5370)
 V across Rsense: 5 mV
 SMC ADC: 06




CPU Core Voltage Sense (VC0C)

Gain: 1x
 SMC ADC: 00




AXG Core Voltage Sense (VN0C)

Gain: 1x
 SMC ADC: 12




CPU Core Load Side Current Sense (IC0C)

Gain: 161.7x, EDP: 53 A
 Rsense: 2x of 0.00075 (R7510, R7520), Rsum: 0.000375
 V across Rsense: 19.8 mV
 SMC ADC: 01



AXG Core Load Side Current Sense (IN0C)

Gain: 190.6x, EDP: 46 A
 Rsense: 2x of 0.00075 (R7550, R7560), Rsum: 0.000375
 V across Rsense: 17.25 mV
 SMC ADC: 18



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	3	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5349,C5359,C5369		LOADISNS:NO

SYNC MASTER=D1 SENSORS SYNC DATE=02/20/2012

Power Sensor: Load Side

Apple Inc.

Apple logo


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM>
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 53 OF 132
 SHEET: 43 OF 80


CPU High Side Current Sense (IC0R)

Gain: 50x, EDP: 17.4 A
 Rsense: 0.003 (R5400)
 V across Rsense: 52.2 mV
 SMC ADC: 08




PBUS Voltage Sense & Enable (VP0R)

Gain: 0.167x
 SMC ADC: 05




OTHER High Side Current Sense (IO0R)

Gain: 100x, EDP: 8.8 A
 Rsense: 0.003 (R5410)
 V across Rsense: 26.4 mV
 SMC ADC: 09




DC In Voltage Sense & Enable (VD0R)

Gain: 0.167x
 SMC ADC: 03




Charger (BMON Production) Current Sense (IPBR)

Charger Gain: 36x, EDP: 6.6 A
 Rsense: 0.010 (R7050)
 SMC ADC: 07



DC-In (AMON) Current Sense (ID0R)


Charger Gain: 20x, EDP: 4.6 A
 Rsense: 0.020 (R7020)
 SMC ADC: 04



SYNC MASTER=D1 SENSORS		SYNC DATE=02/20/2012	
Power Sensor: High Side			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	54 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	44 OF 80
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


Thermal Sensor A:
PCH Proximity, Left Fin Pipe, Right Fin Stack

I2C Write: 0x98, I2C Read: 0x99




Thermal Sensor B:
CPU Proximity, Memory Proximity, Airflow

I2C Write: 0x98, I2C Read: 0x99



Thermal Sensor: T29 Die




SYNC MASTER=D1 SENSORS		SYNC DATE=02/20/2012	
PAGE TITLE Thermal Sensors			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
55 OF 132		45 OF 80	

www.laptop-schematics.com



www.laptop-schematics.com

SYNC MASTER=15 MLR		SYNC DATE=07/29/2011	
Fan Connectors			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		56 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		46 OF 80	
IV ALL RIGHTS RESERVED			



www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0811	2	CAP,CER,4.7UF,10%,25V,X6S,0603	C5810,C5811	CRITICAL	

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES,MTL FILM,1/16W,0.5,0402,SMD,LF	R5852,R5853	CRITICAL	KBDBKLT:PROD

SYMC MASTER-002_MKB_KBFLX SYMC DATE:12/05/2015

KEYBOARD/TRACKPAD (2 OF 2)

Apple Inc.

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 58 OF 132
 SHEET: 48 OF 80

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

D

D

C


C

B


B

A

A




Desired orientation when placed on top-side (view top):



Circle indicates pin 1 location when placed in correct orientation

www.laptop-schematics.com




www.laptop-schematics.com

SYNC MASTER=15 MLB		SYNC DATE=07/29/2011	
PAGE TITLE			
DIGITAL ACCELEROMETER & GYRO			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	59 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	49 OF 80
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

www.laptop-schematics.com


www.laptop-schematics.com

www.laptop-schematics.com



SYNC MASTER=j13_MLB		SYNC DATE=01/20/2012	
PAGE TITLE			
SPI ROM			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
61 OF 132		50 OF 80	


AUDIO CODEC
APPLE P/N 3532355



4.5V POWER SUPPLY FOR CODEC
APPLE P/N 3532456

NOTES ON CODEC I/O

DIFF FSINPUT= 2.45VRMS
 SE FSINPUT= 1.22VRMS
 DAC1 FSOUTPUT= 1.34VRMS
 DAC2/3 FSOUTPUTDIFF= 2.67VRMS
 DAC2/3 FSOUTPUTSE= 1.34VRMS




PLACE XW6200 BENEATH U6200, BETWEEN PINS 2 & 5

PAGE TITLE		SYNC DATE=06/06/2012	
AUDIO: CODEC/REGULATOR		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	62 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	51 OF 80
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	

www.laptop-schematics.com





www.laptop-schematics.com

ZOBEL NETWORK & 1ST ORDER DAC FILTER PLACEHOLDER




SYNC MASTER=D1 AUDIO		SYNC DATE=06/06/2012	
PAGE TITLE			
AUDIO: HEADPHONE FILTER			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
63 OF 132		52 OF 80	

4X MONO SPEAKER AMPLIFIERS (MAX98300 & SSM2375)
 APN: 353S2888 & 353S2958
 GAIN = +3 DB
 1ST ORDER FC (L&R) = NOM 569 HZ
 1ST ORDER FC (SUB) = NOM 9 HZ



SYMC MASTER-01 AUDIO		SYMC DATE=06/06/2011	
PAGE TITLE			
AUDIO: SPEAKER AMP			
Apple Inc.	DRAWING NUMBER	<SCH_NUM>	SIZE
	REVISION	<E4LABEL>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	66 OF 132
		SHEET	53 OF 80



I2C ADDRESSES

MIKEY	U6751	READ	0111 0011	0X73
MIKEY	U6751	WRITE	0111 0010	0X72
CHS	U6750	READ	0111 0111	0X77
CHS	U6750	WRITE	0111 0110	0X76

AUDIO: JACK	
Apple Inc.	DRAWING NUMBER <SCH_NUM> D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION <E4LABEL> BRANCH <BRANCH> PAGE 67 OF 132 SHEET 54 OF 80

CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	0X02 (2)	0X02 (2)	0X09 (9 A)	N/A	0X09 (8)
TWEETERS	0X04 (4)	0X04 (4)	0X0B (11)	0P10 3	N/A
SUB	0X03 (3)	0X03 (03)	0X0A (10)	0P10 3	N/A
SPDIF OUT	N/A	0X08 (8)	0X10 (16)	N/A	0X0C (A)

CODEC INPUT SIGNAL PATHS


FUNCTION	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
DMIC 1	0X06 (6)	0X0E (0 E)	0V3	N/A
DMIC2	0X05 (5)	0X12 (12 C)	0V3	0X0C (12 C)
SPDIF IN	0X07 (7)	0X0F (15)	N/A	N/A
HEADSET MIC	0X06 (6)	0X0D (13 V22 B LEFT)	MIKEY	MIKEY

SYSTEM INT AND GP10 LINES

FUNCTION	INT	GP10
MIKEY ENABLE	PIRQ N	GP10 5
MIKEY INTERRUPT	PIRQ P	GP10 3
PERIPHERAL DETECT		

SPEAKER CONNECTOR HP=80HZ APN: 518S0627

2-MIC CONNECTOR



AUDIO CONNECTOR DETECT STATES

	NOTHING	SPDIF	HEADPHONE
AUD_J1_TTYPEDET_R	1	1	0
AUD_J1_TIPDET_R	0	1	1
AUD_OUTJACK_INSERT_L	1	0	0
AUD_SENSE_A	1	20K/2.67K RDIV	39.2K/2.67K RDIV

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
353S3452	353S1286		U6800	MAXIM ALT TO MICROCHIP
376S0975	376S1081		Q6800	TOSHIBA ALT TO DIODES

NOM R6892-C6860 FC = 106Hz
SSM6N15FE Vth = 0.8V to 1.5V
SSM6N15FE IGSS = +/-1uA
FLEX-SIDE RPUULLDOWN = 100k (TB 49.9k in REV 3)


SYMC MASTER=00 AUDIO SYMC DATA=06/06/2011

AUDIO: JACK TRANSLATORS

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 68 OF 132
SHEET: 55 OF 80

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



www.qdzbwx.com

www.laptop-schematics.com

www.laptop-schematics.com

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0811	3	CAP, CER, 4.7UF, 10%, 25V, X68, 0603	C6990, C6991, C6992	CRITICAL	

Pin 63 (SH0962) is Neoconix stiffener, 860-1533
 Pin 64 (SH0961) is Neoconix tall locator pin. 860-1530
 Pin 65 (SH0960) is Neoconix short clocking pin. 860-1529

DC-In & Battery Connectors


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
69 OF 132	
SHEET	
56 OF 80	

Reverse-Current Protection


Inrush Limiter



SYNC MASTER=MASTER		SYNC DATE=MASTER	
PBus Supply & Battery Charger			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	70 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	57 OF 80
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

System Agent Power Supply

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0812	1	CAP,CER,1UF,10%,35V,X6S,0402,MURATA	C7121	CRITICAL	




INTEL TABLE:

VID1	VID0	Voltage
0	0	0.9V
1	0	0.8V
0	1	0.725V
1	1	0.675V

$OCP = R7141 \times 8.5\mu A / R7140$
 $OCP = 8.5A$

SYNC MASTER=MASTER		SYNC DATE=MASTER	
System Agent Supply			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	71 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	58 OF 80
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0812	2	CAP,CER,1UF,10%,35V,X6S,0402,MURATA	C7241,C7281	CRITICAL	




SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
5V / 3.3V Power Supply			
	Apple Inc.	DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<E4LABEL>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		<BRANCH>	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	72 OF 132
IV ALL RIGHTS RESERVED		SHEET	59 OF 80

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0812	2	CAP,CER,IUF,10%,35V,X6S,0402,MURATA	C7332,C7335	CRITICAL	

DDR3 (1V5R1V35 S3) REGULATOR


www.laptop-schematics.com




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0411	1	RES,MTL FILM,1/16W,100K,1.0402,SMD,LF	R7316	CRITICAL	PPDDR:1V5
114S0391	1	RES,MTL FILM,1/16W,50.4K,1.0402,SMD,LF	R7316	CRITICAL	PPDDR:1V35
376S0612	1	MOSFET,N-CH,30V,100MA,7.00HM,SOT-723,HF	Q7319	CRITICAL	PPDDR:1V5
114S0428	1	RES, MTL FILM,1/16W,150K,0402,SMD,LF	R7319	CRITICAL	PPDDR:1V5

www.laptop-schematics.com

SYMC MASTER-DRAWING		SYMC DATE-MASTER	
PAGE TITLE 1.5V DDR3 Supply			
Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <BRANCH>	PAGE 73 OF 132
		SHEET	60 OF 80



SINC MASTER-DRAWN		SINC DATE-MASTER	
PAGE TITLE			
CPU IMVP7 & AXG VCore Regulator			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<SCH_NUM> D
		BRANCH	<E4LABEL>
		PAGE	74 OF 132
		SHEET	61 OF 80



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0812	4	CAP,CER,1UF,10%,35V,X6S,0402,MURATA	C7517,C7527,C7557,C7565	CRITICAL	

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0811	4	CAP,CER,4.7UF,10%,25V,X6S,0603	C7515,C7516,C7563,C7564	CRITICAL	


CPU IMVP7 & AXG VCore Output
 Apple Inc.
 DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 75 OF 132
 SHEET: 62 OF 80

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

CPU VCCIO (1.05V S0) Regulator



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0812	1	CAP,CER,1UF,10%,35V,X6S,0402,MURATA	C7624	CRITICAL	




$$OCP = R7641 \times 8.5\mu A / R7640$$

$$OCP = 26.265A$$

$$Vout = 0.5V \times (1 + Ra / Rb)$$


SYNC MASTER=MASTER		SYNC DATE=MASTER	
CPUVCCIO (1.05V) Power Supply			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	76 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	63 OF 80
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

1.5V S0 Switcher




1.05V SUS LDO

Cougar Point requires JTAG pull-ups to be powered at 1.05V in SUS. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.




1.8V S0 Switcher


Vout = 1.8V
MAX CURRENT = 2A
F = 1MHZ



1.05V TBT S0 Regulator



SYNC MASTER=MASTER		SYNC DATE=MASTER	
Misc Power Supplies			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	77 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	64 OF 80
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



3.3V S4 FET

MOSFET	SIA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.7? A (EDP)

3.3V S3 FET

MOSFET	SIA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	3 A (EDP)

5V S3 FET

MOSFET	SIA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	3 A (EDP)

1.5V S3/S0 FET

MOSFET	SI7108DN
CHANNEL	N-TYPE
RDS(ON)	6 mOhm @4.5V
LOADING	5 A (EDP)

3.3V SUS FET

MOSFET	SIA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	100? mA (EDP)

5V SUS FET

MOSFET	SIA413
CHANNEL	P-TYPE 12V
RDS(ON)	29 mOhm @4.5V
LOADING	2 mA (EDP)

3.3V S0 FET

MOSFET	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 mOhm @4.5V
LOADING	5.6 A (EDP)

5.0V S0 FET

MOSFET	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 mOhm @4.5V
LOADING	5 A (EDP)

Power FETs

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER	<SCH_NUM>	SIZE	D
REVISION	<E4LABEL>	BRANCH	<BRANCH>
PAGE	78 OF 132	SHEET	65 OF 80

S5 Rail Enables & PGOOD

Mobile System Power State Table

1.2V, 5V, 3.3V, DDR S3 ENABLE

State	SMC ADAPTER EN	SMC PM G2 ENABLE	SMC S4 WAKESRC EN	PM SUS EN	PM SLP S5 L	PM SLP S4 L	PM SLP S3 L
Run (S0)	X	1	1	1	1	1	1
Sleep (S3AC)	1	1	1	1	1	1	0
Sleep (S3)	0	1	1	1	1	1	0
Deep Sleep (S4AC)	1	1	1	0	0	0	0
Deep Sleep (S4)	0	1	1	0	0	0	0
Deep Sleep (S5AC)	1	1	0	0	0	0	0
Deep Sleep (S5)	0	1	0	0	0	0	0
Battery Off (G3HotAC)	Toggle 3Hz	0	0	0	0	0	0
Battery Off (G3Hot)	1	0	0	0	0	0	0



Power Control 1/ENABLE


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I I NOT TO REPRODUCE OR COPY IT
 I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I I ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 79 OF 132
 SHEET: 66 OF 80


LCD PANEL INTERFACE (eDP)

CRITICAL
J9000
20525-130E-01
F-RT-SM



LCD Panel HPD & AUX strapping

SYNC MASTER=DL SENSORS		SYNC DATE=07/11/2012	
PAGE TITLE			
eDP Display Connector			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	90 OF 132
		SHEET	67 OF 80




SYNC MASTER=MASTER		SYNC DATE=MASTER	
DDC Crossbar			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	92 OF 132
		SHEET	68 OF 80

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0811	1	CAP,CER,4.7UF,10%,25V,X5R,0603,MURATA	C9415	CRITICAL	

3.3V/HV Power MUX


V3P3 must be S4 to support wake from Thunderbolt devices



For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/16W,17.8K,1,0201,SMD,LF	R9410,R9413		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/16W,17.8K,1,0201,SMD,LF	R9411,R9414		TBTHV:P12V

Nominal Min Max
IHV50/S3 1120mA 1090mA 1170mA (12W minimum)



Thunderbolt Connector A

Thunderbolt Connector A

Apple Inc.

DRAWING NUMBER: <SCH_NUM> D


REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 94 OF 132

SHEET: 69 OF 80

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED



PPBUS S0 LCDBKLT FET

MOSFET	FDC638APZ
CHANNEL	P-TYPE
RDS (ON)	43 mOhm @4.5V
LOADING	0.715 A (EDP)

CRITICAL
Q9706
FDC638APZ_SBMS01

PPBUS_SW LCDBKLT_PWR
MIN LINE WIDTH=0.4 MM
MIN NECK WIDTH=0.25 MM
VOLTAGE=12.6V
THERE IS A SENSE RESISTOR BETWEEN
PPBUS_SW LCDBKLT_PWR
AND PPBUS_SW_BKL
ON THE SENSOR PAGE

NEED VALUE CHANGES FOR 55V AND 96 LEDS !!!

*L9710, Q9701, D9701, C9715-C9719 SHOULD ALL BE PLACED NEAR EACH OTHER.

C9715, C9716 SHOULD BE PLACED IN T-BONE. SAME FOR C9718, C9719
C9715, C9716 SHOULD BE PLACED ON TOP SIDE. PLACE C9718, C9719 ON BOTTOM SIDE

CRITICAL
L9710
22UH-20%-2.4A-0.105OHM
MIN LINE WIDTH=0.4 MM
MIN NECK WIDTH=0.25 MM
VOLTAGE=12.6V

CRITICAL
D9701
POWERDI-123
MIN LINE WIDTH=0.4 MM
MIN NECK WIDTH=0.25 MM
VOLTAGE=50V

PPBUS_S0_LCDBKLT_PWR_SW SHOULD BE KEPT AS SHORT AS POSSIBLE

CRITICAL C9715
2.2UF
100V
X7R-CERM
1210

CRITICAL C9716
2.2UF
100V
X7R-CERM
1210

CRITICAL C9718
2.2UF
100V
X7R-CERM
1210

CRITICAL C9719
2.2UF
100V
X7R-CERM
1210

CRITICAL C9717
1000PF
100V
X7R-CERM
0603

PPVOUT S0 LCDBKLT
MIN LINE WIDTH=0.5 MM
MIN NECK WIDTH=0.25 MM
VOLTAGE=55V

CRITICAL C9712
10UF
10V
X7R-CERM
0402

CRITICAL C9713
10UF
10V
X7R-CERM
0402

CRITICAL C9714
0.01UF
10V
X7R-CERM
0402

CRITICAL C9710
1UF
10V
X7R-CERM
0402

CRITICAL C9711
0.1UF
10V
X7R-CERM
0402

CRITICAL Q9701
SI7308DN
PWRPK-1212-8
MIN LINE WIDTH=0.5 MM
MIN NECK WIDTH=0.25 MM

R9708
63.4K
1%
MF-LP
402

R9709
59.0K
1%
MF-LP
402

R9717 R9717-R9722 CAN BE 0OHM IN PRODUCTION, ADD BOM OPTION

R9717
10.2
0.1%
TF
402

R9718
10.2
0.1%
TF
402

R9719
10.2
0.1%
TF
402

R9720
10.2
0.1%
TF
402

R9721
10.2
0.1%
TF
402

R9722
10.2
0.1%
TF
402

(EEPROM should set EN_I_RES=1)
R9714
16.2K
1%
MF-LP
402

I_LED=22.7MA
I_LED=369/Riset

R9716
12.7K
1%
MF-LP
402

FPWM=19.2KHZ

R9755
10K
5%
MF-LP
402

(APN: 353S3376)
PWM RES = 9+3

XW9710
SM
MIN LINE WIDTH=0.4 MM
MIN NECK WIDTH=0.2 MM
VOLTAGE=0V

PLACE XW9710 AWAY FROM U9701.1 AND U9701.15
ADD VIAS IN TPAD OF U9701

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	6	RES,MTL FILM,1/16W,0.5,0402,SMD,LF	R9717,R9718,R9719,R9720,R9721,R9722	CRITICAL	LCDBKLT:PROD

SYMC MATTERIES MFG KIFLES
PAGE TITLE
SYMC DATE:09/21/2011

LCD Backlight Driver (LP8545)

Apple Inc.

DRAWING NUMBER	<SCH_NUM>	SIZE	D
REVISION	<E4LABEL>	BRANCH	<BRANCH>
PAGE	97 OF 132	SHEET	71 OF 80

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	0.1MM	0.1MM

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?	CPU_VID	*	0.457 MM	?
CPU_COMP	*	=4X_DIELECTRIC	?	CPU_VREF	*	12 MIL	?
CPU_ITP	*	=4x_DIELECTRIC	?				
CPU_VCCSENSE	*	=6X_DIELECTRIC	?				

Most CPU signals with impedance requirements are 50-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: IVB PLATFORM DG , Tables 205-207

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=6X_DIELECTRIC	?
CLK_PCIE	*	=5X_DIELECTRIC	?

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
DMI_S2N	BCIE_85D	BCIE		DMI S2N P<3:0> 7 10 18
DMI_S2N	BCIE_85D	BCIE		DMI S2N N<3:0> 7 10 18
DMI_N2S	BCIE_85D	BCIE		DMI N2S P<3:0> 7 10 18
DMI_N2S	BCIE_85D	BCIE		DMI N2S N<3:0> 7 10 18
FDI_DATA	BCIE_85D	BCIE		FDI DATA P<7:0> 7 10 18
FDI_DATA	BCIE_85D	BCIE		FDI DATA N<7:0> 7 10 18
FDI_FSYNC	CPU_50S	CPU_AGTL		FDI FSYNC<1..0> 10 18
FDI_LSYNC	CPU_50S	CPU_AGTL		FDI LSYNC<1..0> 10 18
FDI_INT	CPU_50S	CPU_AGTL		FDI INT 10 18
DMI_CLK100M	CLK_BCIE_90D	CLK_BCIE		DMI CLK100M CPU P 7 11 17
DMI_CLK100M	CLK_BCIE_90D	CLK_BCIE		DMI CLK100M CPU N 7 11 17
CPU_EDP_COMP	CPU_27P4S	CPU_COMP		CPU EDP COMP 10
CPU_PEG_COMP	CPU_27P4S	CPU_COMP		CPU PEG COMP 10
CPU_CFG	CPU_50S	CPU_ITP		CPU CFG<17..0> 10 24
XDP_CLK_CPU	CLK_BCIE_90D	CLK_BCIE		ITPCPU CLK100M P 11 17
XDP_CLK_CPU	CLK_BCIE_90D	CLK_BCIE		ITPCPU CLK100M N 11 17
XDP_CLK_BCH	CLK_BCIE_90D	CLK_BCIE		ITPXDP CLK100M P 17 24
XDP_CLK_BCH	CLK_BCIE_90D	CLK_BCIE		ITPXDP CLK100M N 17 24
DPLL_REF_CLK120M	CLK_BCIE_90D	CLK_BCIE		DPLL REF CLK P 11 17
DPLL_REF_CLK120M	CLK_BCIE_90D	CLK_BCIE		DPLL REF CLK N 11 17
XDP_TDI	CPU_50S	CPU_ITP		XDP CPU TDI 11 24
XDP_TDO	CPU_50S	CPU_ITP		XDP CPU TDO 11 24
XDP_TMS	CPU_50S	CPU_ITP		XDP CPU TMS 11 24
XDP_TCK	CPU_50S	CPU_ITP		XDP CPU TCK 11 24
XDP_TRST_L	CPU_50S	CPU_ITP		XDP CPU TRST L 11 24
XDP_BPM_L	CPU_50S	CPU_ITP		XDP BPM L<3..0> 11 24
XDP_BPM_L	CPU_50S	CPU_ITP		XDP BPM L<7..4> 11 24
XDP_DBRESET_L	CPU_50S	CPU_ITP		XDP DBRESET L 11 24 25
XDP_PRDY_L	CPU_50S	CPU_ITP		XDP CPU PRDY L 11 24
XDP_PREQ_L	CPU_50S	CPU_ITP		XDP CPU PREQ L 11 24
CPU_CATERR_L	CPU_50S	CPU_AGTL		CPU CATERR L 11 39
CPU_PROC_SEL_L	CPU_50S	CPU_AGTL		CPU PROC SEL L 11 20
CPU_PECI	CPU_50S	CPU_VID		CPU PECI 11 20 40
CPU_PROCHOT_L	CPU_50S	CPU_AGTL		CPU PROCHOT L 11 39 40 61
XDP_CPU_PWRGD	CPU_50S	CPU_ITP		XDP CPU PWRGD 24
PM_THRMTRIP_L	CPU_50S	CPU_8MIL		PM THRMTRIP L 11 20 40
PM_SYNC	CPU_50S	CPU_AGTL		PM SYNC 11 18
PM_MEM_PWRGD	CPU_50S	CPU_AGTL		PM MEM PWRGD 11 18 27
CPU_PWRGD	CPU_50S	CPU_AGTL		CPU PWRGD 11 20 24
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP		CPU SM RCOMP<2..0> 11
CPU_VIDSOUT	CPU_50S	CPU_VID		CPU VIDSOUT 13 61
CPU_VIDSCLK	CPU_50S	CPU_VID		CPU VIDSCLK 13 61
CPU_VIDALERT_L	CPU_50S	CPU_VID		CPU VIDALERT L 13 61
CPU_VCCSA_VID<1..0>	CPU_55S	CPU_VID		CPU VCCSA VID<1..0> 13 68
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE		CPU VCCSENSE P 13 61
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE		CPU VCCSENSE N 13 61
CPU_VCCIOSENSE_P	CPU_27P4S	CPU_VCCIOSENSE		CPU VCCIOSENSE P 13 63
CPU_VCCIOSENSE_N	CPU_27P4S	CPU_VCCIOSENSE		CPU VCCIOSENSE N 13 63
CPU_AXG_SENSE_P	CPU_27P4S	CPU_VCCSENSE		CPU AXG_SENSE P 13 61
CPU_AXG_SENSE_N	CPU_27P4S	CPU_VCCSENSE		CPU AXG_SENSE N 13 61
CPU_VCC_VALSENSE_P	CPU_27P4S	CPU_VCCSENSE		CPU VCC_VALSENSE P 10
CPU_VCC_VALSENSE_N	CPU_27P4S	CPU_VCCSENSE		CPU VCC_VALSENSE N 10
CPU_AXG_VALSENSE_P	CPU_27P4S	CPU_VCCSENSE		CPU AXG_VALSENSE P 10
CPU_AXG_VALSENSE_N	CPU_27P4S	CPU_VCCSENSE		CPU AXG_VALSENSE N 10
CPU_VCCSASENSE	CPU_50S	CPU_AGTL		CPU VCCSASENSE 13 58
CPU_MEM_VREF		CPU_VREF		PPCPU MEM VREFDO A 10 31
CPU_MEM_VREF		CPU_VREF		PPCPU MEM VREFDO B 10 31
CPU_MEM_VREF		CPU_VREF		PP0V75 S3 MEM VREFDO A 28 31
CPU_MEM_VREF		CPU_VREF		PP0V75 S3 MEM VREFDO B 28 31
CPU_MEM_VREF		CPU_VREF		PP0V75 S3 MEM VREFCA A 28 31
CPU_MEM_VREF		CPU_VREF		PP0V75 S3 MEM VREFCA B 28 31
XDP_CLK_ITP	CLK_BCIE_90D	CLK_BCIE		XDP CPU CLK100M P 24
XDP_CLK_ITP	CLK_BCIE_90D	CLK_BCIE		XDP CPU CLK100M N 24

DRAWING NUMBER		SIZE
<SCH_NUM>		D
REVISION		
<E4LABEL>		
BRANCH		
<BRANCH>		
PAGE		100 OF 132
SHEET		72 OF 80

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_37S	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=STANDARD	=STANDARD
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4X_DIELECTRIC	?
MEM_CTRL2CTRL	*	=3X_DIELECTRIC	?
MEM_CTRL2MEM	*	=3X_DIELECTRIC	?
MEM_CMD2CMD	*	=2X_DIELECTRIC	?
MEM_CMD2MEM	*	=3X_DIELECTRIC	?
MEM_DATA2DATA	*	=2X_DIELECTRIC	?
MEM_DATA2MEM	*	=3X_DIELECTRIC	?
MEM_DQS2MEM	*	=4X_DIELECTRIC	?
MEM_2OTHER	*	=6X_DIELECTRIC	?
MEM_DQBL2BL	*	=4X_DIELECTRIC	?
MEM_DQCH2CH	*	=6X_DIELECTRIC	?

Memory Bus Spacing Group Assignments


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_*	*	MEM_CLK2MEM
MEM_CMD	MEM_*	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CTRL	MEM_*	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_DQS	MEM_*	*	MEM_DQS2MEM
MEM_*	*	*	MEM_2OTHER

DDR3 (Memory Down):

DQ signals should be matched within 0.508mm of associated DQS pair
DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.
DQS to clock matching should be within [CLK-139.73mm] and [CLK-30.48mm].
CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.508mm.
CONTROL signals should be matched within [CLK-2.54mm] to [CLK+0mm] of CLK pairs.
A/BA/CMD signals should be matched within [CLK-2.54mm] to [CLK+2.54mm] of CLK pairs.
DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.
Maximum length of any signal from die pad to first DRAM device is 139.7mm max, to last DRAM device is 194.31mm max.
SOURCE: Chief River SFF Platform DG, Rev 0.7 (#460452), Section 2.6.3

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET TYPE	SPACING
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK P<0>
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK N<0>
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A CKE<1..0>
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A CS L<1>
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A CS L<0>
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A ODT<1>
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A ODT<0>
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A A<15..0>
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A BA<2..0>
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A RAS L
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A CAS L
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A WE L
MEM_A_DQ_BYTE0	MEM_50S	MEM_A_DQ_BYTE0	MEM A DQ<7..0>
MEM_A_DQ_BYTE1	MEM_50S	MEM_A_DQ_BYTE1	MEM A DQ<15..8>
MEM_A_DQ_BYTE2	MEM_50S	MEM_A_DQ_BYTE2	MEM A DQ<23..16>
MEM_A_DQ_BYTE3	MEM_50S	MEM_A_DQ_BYTE3	MEM A DQ<31..24>
MEM_A_DQ_BYTE4	MEM_50S	MEM_A_DQ_BYTE4	MEM A DQ<39..32>
MEM_A_DQ_BYTE5	MEM_50S	MEM_A_DQ_BYTE5	MEM A DQ<47..40>
MEM_A_DQ_BYTE6	MEM_50S	MEM_A_DQ_BYTE6	MEM A DQ<55..48>
MEM_A_DQ_BYTE7	MEM_50S	MEM_A_DQ_BYTE7	MEM A DQ<63..56>
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS P<0>
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS N<0>
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS P<1>
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS N<1>
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS P<2>
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS N<2>
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS P<3>
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS N<3>
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS P<4>
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS N<4>
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS P<5>
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS N<5>
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS P<6>
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS N<6>
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS P<7>
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS N<7>
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK P<0>
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK N<0>
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B CKE<1>
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B CKE<0>
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B CS L<3..0>
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B ODT<1..0>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B A<15..0>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B BA<2..0>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B RAS L
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B CAS L
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B WE L
MEM_B_DQ_BYTE0	MEM_50S	MEM_B_DQ_BYTE0	MEM B DQ<7..0>
MEM_B_DQ_BYTE1	MEM_50S	MEM_B_DQ_BYTE1	MEM B DQ<15..8>
MEM_B_DQ_BYTE2	MEM_50S	MEM_B_DQ_BYTE2	MEM B DQ<23..16>
MEM_B_DQ_BYTE3	MEM_50S	MEM_B_DQ_BYTE3	MEM B DQ<31..24>
MEM_B_DQ_BYTE4	MEM_50S	MEM_B_DQ_BYTE4	MEM B DQ<39..32>
MEM_B_DQ_BYTE5	MEM_50S	MEM_B_DQ_BYTE5	MEM B DQ<47..40>
MEM_B_DQ_BYTE6	MEM_50S	MEM_B_DQ_BYTE6	MEM B DQ<55..48>
MEM_B_DQ_BYTE7	MEM_50S	MEM_B_DQ_BYTE7	MEM B DQ<63..56>
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS P<0>
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS N<0>
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS P<1>
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS N<1>
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS P<2>
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS N<2>
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS P<3>
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS N<3>
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS P<4>
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS N<4>
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS P<5>
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS N<5>
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS P<6>
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS N<6>
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS P<7>
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS N<7>

SYNC MASTER=15 MLB SYNC DATE=09/13/2011
PAGE TITLE
Memory Constraints
 Apple Inc.
DRAWING NUMBER <SCH_NUM> D
REVISION <E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED
BRANCH <BRANCH>
PAGE 101 OF 132
SHEET 73 OF 80

Digital Video Signal Constraints

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA 90D	*	≠0_OHM_DIFF	90 OHM DIFF	90 OHM DIFF	90 OHM DIFF	90 OHM DIFF	90 OHM DIFF
SATA 37SE	*	≠17_OHM_SE	37 OHM SE	37 OHM SE	37 OHM SE	37 OHM SE	37 OHM SE
SATA 50SE	*	≠50_OHM_SE	50 OHM SE	50 OHM SE	50 OHM SE	50 OHM SE	50 OHM SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	5.1 SPACING	?	SATA	TOP BOTTOM	5.1 SPACING	?
SATA ICOMP	*	15 MIL	?				

SOURCE: HR PLATFORM DESIGN GUIDE TABLES 191-193

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	STANDARD	STANDARD	STANDARD	STANDARD	STANDARD	STANDARD
USB 85D	*	≠85_OHM_DIFF	85 OHM DIFF	85 OHM DIFF	85 OHM DIFF	85 OHM DIFF	85 OHM DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	4.1 SPACING	?	USB	TOP BOTTOM	4.1 SPACING	?
USB_RBIAS	*	15 MIL	?				

SOURCE: HR PLATFORM DESIGN GUIDE TABLES 191-193

USB 3.0 INTERFACE CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB3 85D	*	≠85_OHM_DIFF	85 OHM DIFF	85 OHM DIFF	85 OHM DIFF	85 OHM DIFF	85 OHM DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3	*	5.1 SPACING	?	USB3	TOP BOTTOM	5.1 SPACING	?

SOURCE: CR SFP PLATFORM DESIGN GUIDE V0 7 TABLE 4 211 1X1+

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_25M_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=2X_DIELECTRIC	?
CLK_25M	*	=5X_DIELECTRIC	?

NOTE: 25MHz system clocks very sensitive to noise.

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET TYPE	SPACING	
999D	SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D RDRIN P 7
999D	SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D RDRIN N 7
999D	SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R RDROUT P 7
999D	SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R RDROUT N 7
999D	SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R RDRIN P 7
999D	SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R RDRIN N 7
999D	SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D RDROUT N 7
999D	SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D RDROUT P 7
999D	SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R RC P 7 37
999D	SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R RC N 7 37
999D	SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D RC N 7 37
999D	SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D RC P 7 37
999D	SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D C P 7 17 37
999D	SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D C N 7 17 37
999D	SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R P 7 17 37
999D	SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R N 7 17 37
999D	SATA_HDD_D2R	SATA_90D	SATA	SATA SSDRHDD D2R P 7 37
999D	SATA_HDD_D2R	SATA_90D	SATA	SATA SSDRHDD D2R N 7 37
999D	SATA_HDD_R2D	SATA_90D	SATA	SATA SSDRHDD R2D P 7 37
999D	SATA_HDD_R2D	SATA_90D	SATA	SATA SSDRHDD R2D N 7 37
999D	PCH_SATA3_ICOMP	SATA_50SE	SATA_ICOMP	PCH_SATA3COMP 17
999D	PCH_SATA_ICOMP	SATA_37SE	SATA_ICOMP	PCH_SATAICOMP 17
999D	USB_EXTR	USB_85D	USB	USB_EXTB_XHCI P 19 26
999D	USB_EXTR	USB_85D	USB	USB_EXTB_XHCI N 19 26
999D	USB_EXTR	USB_85D	USB	USB_EXTB_EHCI P 19 26
999D	USB_EXTR	USB_85D	USB	USB_EXTB_EHCI N 19 26
999D	USB_HUB2_UP	USB_85D	USB	USB_HUB_UP P 19 26
999D	USB_HUB2_UP	USB_85D	USB	USB_HUB_UP N 19 26
999D	USB_EXTA	USB_85D	USB	USB_EXTA P 19 38
999D	USB_EXTA	USB_85D	USB	USB_EXTA N 19 38
999D	USB_EXTR	USB_85D	USB	USB_EXTR P 7 26 36
999D	USB_EXTR	USB_85D	USB	USB_EXTR N 7 26 36
999D	USB_EXTC	USB_85D	USB	USB_EXTD P 7 26 36
999D	USB_EXTC	USB_85D	USB	USB_EXTD N 7 26 36
999D	USB_CAMERA	USB_85D	USB	USB_CAMERA_CONN P 7 32
999D	USB_CAMERA	USB_85D	USB	USB_CAMERA_CONN N 7 32
999D	USB_BT	USB_85D	USB	USB_BT P 7 9 36
999D	USB_BT	USB_85D	USB	USB_BT N 7 9 36
999D	USB_TPAD	USB_85D	USB	USB_TPAD P 9 47
999D	USB_TPAD	USB_85D	USB	USB_TPAD N 9 47
999D	USB_SMC	USB_85D	USB	USB_SMC P 9 39
999D	USB_SMC	USB_85D	USB	USB_SMC N 9 39
999D	PCH_USB_RBIAS	PCH_USB_RBIAS	USB_RBIAS	PCH_USB_RBIAS 19
999D	USB_EXTD	USB_85D	USB	USB_EXTD_XHCI P 19 26
999D	USB_EXTD	USB_85D	USB	USB_EXTD_XHCI N 19 26
999D	USB_EXTA	USB_85D	USB	USB_EXTA_MUXED P 38
999D	USB_EXTA	USB_85D	USB	USB_EXTA_MUXED N 38
999D	USB_CAMERA	USB_85D	USB	USB_CAMERA P 19 32
999D	USB_CAMERA	USB_85D	USB	USB_CAMERA N 19 32
999D	USB_EXTA	USB_85D	USB	USB_LT1 P 7 38
999D	USB_EXTA	USB_85D	USB	USB_LT1 N 7 38
999D	USB3_EXTB_TX	USB3_85D	USB3	USB3_EXTB_TX P 19 36
999D	USB3_EXTB_TX	USB3_85D	USB3	USB3_EXTB_TX N 19 36
999D	USB3_EXTB_RX	USB3_85D	USB3	USB3_EXTB_RX P 7 19 36
999D	USB3_EXTB_RX	USB3_85D	USB3	USB3_EXTB_RX N 7 19 36
999D	USB3_EXTA_TX	USB3_85D	USB3	USB3_EXTA_TX P 19 38
999D	USB3_EXTA_TX	USB3_85D	USB3	USB3_EXTA_TX N 7 19 38
999D	USB3_EXTA_RX	USB3_85D	USB3	USB3_EXTA_RX P 7 19 38
999D	USB3_EXTA_RX	USB3_85D	USB3	USB3_EXTA_RX N 7 19 38

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET TYPE	SPACING	
999D	SYSCLK_CLK32K_RTC	CLK_SLOW_55S	CLK_SLOW	SYSCLK_CLK32K_RTC 17 25
999D	SYSCLK_CLK25M_SB	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_SB 17 25
999D	SYSCLK_CLK25M_ENET	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_ENET 17
999D	SYSCLK_CLK25M_TBT	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_TBT 25 33
999D	SYSCLK_CLK25M_TBT	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_TBT R 33

SYMC PARTS: MIB K9PLR SYMC DATE: 09/21/2011

PAGE TITLE: PCH Constraints 1

DRAWING NUMBER: <SCH_NUM> D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 102 OF 132

SHEET: 74 OF 80

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET TYPE	
LPC_AD	LPC_50S	LPC	LPC AD<3..0>	7 17 39 41
LPC_FRAME_L	LPC_50S	LPC	LPC FRAME L	7 17 39 41
LPC_RESET_L	LPC_50S	LPC	LPC RESET L	25
PCH_LPC_CLK0	CLK_LPC_50S	CLK_LPC	LPC CLK33M SMC R	19 25
CLK_LPC_50S	CLK_LPC	CLK_LPC	LPC CLK33M SMC	7 25 39
CLK_LPC_50S	CLK_LPC	CLK_LPC	LPC CLK33M LPCPLUS	7 25 41
SMBUS_PCH_CLK	SMB_50S	SMB	SMBUS PCH CLK	7 17 42
SMBUS_PCH_DATA	SMB_50S	SMB	SMBUS PCH DATA	7 17 42
SMBUS_PCH_0_CLK	SMB_50S	SMB	SML PCH 0 CLK	17 42
SMBUS_PCH_0_DATA	SMB_50S	SMB	SML PCH 0 DATA	17 42
SMBUS_SMC_1_S0_SCL	SMB_50S	SMB	SML PCH 1 CLK	17 42
SMBUS_SMC_1_S0_SDA	SMB_50S	SMB	SML PCH 1 DATA	17 42
HDA_BIT_CLK	HDA_50S	HDA	HDA BIT CLK	17 51
HDA_BIT_CLK_R	HDA_50S	HDA	HDA BIT CLK R	17
HDA_SYNC	HDA_50S	HDA	HDA SYNC	17 51
HDA_SYNC_R	HDA_50S	HDA	HDA SYNC R	17
HDA_RST_L	HDA_50S	HDA	HDA RST R L	17
HDA_RST_L	HDA_50S	HDA	HDA RST L	17 51
HDA_SDIN0	HDA_50S	HDA	HDA SDIN0	17 51
HDA_SDI_R	HDA_50S	HDA	AUD SDI R	51
HDA_SDOUT	HDA_50S	HDA	HDA SDOUT	17 51
HDA_SDOUT_R	HDA_50S	HDA	HDA SDOUT R	17 25
SPI_CLK	SPI_55S	SPI	SPI CLK R	17 41
SPI_CLK	SPI_55S	SPI	SPI CLK	41
SPI_MOSI	SPI_55S	SPI	SPI MOSI R	17 41
SPI_MOSI	SPI_55S	SPI	SPI MOSI	41
SPI_MISO	SPI_55S	SPI	SPI MISO	17 41
SPI_CS0	SPI_55S	SPI	SPI CS0 R L	17 41
SPI_CS0	SPI_55S	SPI	SPI CS0 L	41
PCIE_ENET_R2D	PCIE_85D	PCIE	PCIE ENET R2D C P	7 17 36
PCIE_ENET_R2D	PCIE_85D	PCIE	PCIE ENET R2D C N	7 17 36
PCIE_ENET_D2R	PCIE_85D	PCIE	PCIE ENET D2R P	7 17 36
PCIE_ENET_D2R	PCIE_85D	PCIE	PCIE ENET D2R N	7 17 36
PCIE_AP_R2D	PCIE_85D	PCIE	PCIE AP R2D P	7 36
PCIE_AP_R2D	PCIE_85D	PCIE	PCIE AP R2D N	7 36
PCIE_AP_R2D	PCIE_85D	PCIE	PCIE AP R2D C P	7 17 36
PCIE_AP_R2D	PCIE_85D	PCIE	PCIE AP R2D C N	7 17 36
PCIE_AP_D2R	PCIE_85D	PCIE	PCIE AP D2R P	7 17 36
PCIE_AP_D2R	PCIE_85D	PCIE	PCIE AP D2R N	7 17 36
PCIE_AP_D2R	PCIE_85D	PCIE	PCIE AP D2R PI P	7 36
PCIE_AP_D2R	PCIE_85D	PCIE	PCIE AP D2R PI N	7 36
PCIE_AP_D2R	PCIE_85D	PCIE	PCIE AP R2D PI P	7 36
PCIE_AP_D2R	PCIE_85D	PCIE	PCIE AP R2D PI N	7 36
PCIE_CLK100M_PCH	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M PCH P	7 17
PCIE_CLK100M_PCH	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M PCH N	7 17
PCIE_CLK100M_TBT	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M TBT P	7 17 33
PCIE_CLK100M_TBT	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M TBT N	7 17 33
PCH_CLK96M	CLK_PCIE_90D	CLK_PCIE	PCH CLK96M DOT P	17
PCH_CLK96M	CLK_PCIE_90D	CLK_PCIE	PCH CLK96M DOT N	17
PCH_CLK100M_SATA	CLK_PCIE_90D	CLK_PCIE	PCH CLK100M SATA P	7 17
PCH_CLK100M_SATA	CLK_PCIE_90D	CLK_PCIE	PCH CLK100M SATA N	17
CHU_50S	CLK_PCIE		PCH CLK14P3M REFCLK	17
CHU_50S	CLK_PCIE		PCH CLK33M PCIIN	7 17 25
PCIE_CLK100M_SSD	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_SSD_P	7 9 17
PCIE_CLK100M_SSD	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_SSD_N	7 9 17
PCIE_CLK100M	CLK_PCIE_90D	CLK_PCIE	PEG_CLK100M_P	7 9 17
PCIE_CLK100M	CLK_PCIE_90D	CLK_PCIE	PEG_CLK100M_N	7 9 17
PCIE_CLK100M	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_ENET_P	7 17 36
PCIE_CLK100M_ENET	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_ENET_N	7 17 36
PCIE_CLK100M_AP	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_P	7 17 36
PCIE_CLK100M_AP	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_N	7 17 36
PCIE_CLK100M_FW	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_FW_P	7 9 17
PCIE_CLK100M_FW	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_FW_N	7 9 17
PCIE_CLK100M_EXCARD	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_EXCARD_P	7 17
PCIE_CLK100M_EXCARD	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_EXCARD_N	7 17
PCIE_TBT_R2D	PCIE_85D	PCIE	PCIE TBT R2D C P<3..0>	7 9 33
PCIE_TBT_R2D	PCIE_85D	PCIE	PCIE TBT R2D C N<3..0>	7 9 33
PCIE_TBT_R2D	PCIE_85D	PCIE	PCIE TBT R2D P<3..0>	7 33
PCIE_TBT_R2D	PCIE_85D	PCIE	PCIE TBT R2D N<3..0>	7 33
PCIE_TBT_D2R	PCIE_85D	PCIE	PCIE TBT D2R P<3..0>	7 9 33
PCIE_TBT_D2R	PCIE_85D	PCIE	PCIE TBT D2R N<3..0>	7 9 33
PCIE_TBT_D2R	PCIE_85D	PCIE	PCIE TBT D2R C P<3..0>	7 33
PCIE_TBT_D2R	PCIE_85D	PCIE	PCIE TBT D2R C N<3..0>	7 33

SYNC MASTER=15 MLB SYNC DATE=07/29/2011

PAGE TITLE: PCH Constraints 2

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 103 OF 132

SHEET: 75 OF 80

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP	*	=5x_DIELECTRIC	?	TBTDP	TOP,BOTTOM	=7x_DIELECTRIC	?

NOTE: Thunderbolt high-speed nets are NOT directly assigned to TBTDP_*D physical rules.

TABLE_PHYSICAL_ASSIGNMENT symbols must be used to create the assignments.

Proper differential impedance depends on mDP connector used.

For 514-0637: R2D nets (SMT pins) = 80D, D2R nets (TH pins) = 100D

SOURCE: Bill Cornelius's Thunderbolt Routing Notes

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
HDMI_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?	DISPLAYPORT	TOP,BOTTOM	=4x_DIELECTRIC	?
HDMI	*	=3x_DIELECTRIC	?	HDMI	TOP,BOTTOM	=4x_DIELECTRIC	?

Thunderbolt/DP Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE			
	PHYSICAL	SPACING		
TBT_A_R2D	TBTDP_85D	TBTDP	TBT A R2D C P<1..0>	7 33 69
TBT_A_R2D	TBTDP_85D	TBTDP	TBT A R2D C N<1..0>	7 33 69
TBT_A_R2D	TBTDP_85D	TBTDP	TBT A R2D P<1..0>	7 69
TBT_A_R2D	TBTDP_85D	TBTDP	TBT A R2D N<1..0>	7 69
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTPA ML C P<3..1:2>	33 69
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTPA ML C N<3..1:2>	33 69
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTPA ML P<3..1:2>	69
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTPA ML N<3..1:2>	69
DP_LSX_ML	DP_85D	DISPLAYPORT	DP A LSX ML P<1>	69
DP_LSX_ML	DP_85D	DISPLAYPORT	DP A LSX ML N<1>	69
TBT_A_D2R1	TBTDP_85D	TBTDP	TBT A D2R C P<1>	7 69
TBT_A_D2R1	TBTDP_85D	TBTDP	TBT A D2R C N<1>	7 69
TBT_A_D2R0	TBTDP_85D	TBTDP	TBT A D2R C P<0>	7 69
TBT_A_D2R0	TBTDP_85D	TBTDP	TBT A D2R C N<0>	7 69
TBT_A_D2R1	TBTDP_85D	TBTDP	TBT A D2R P<1>	7 33 69
TBT_A_D2R1	TBTDP_85D	TBTDP	TBT A D2R N<1>	7 33 69
TBT_A_D2R0	TBTDP_85D	TBTDP	TBT A D2R P<0>	7 33 69
TBT_A_D2R0	TBTDP_85D	TBTDP	TBT A D2R N<0>	7 33 69
TBT_A_AUXCH	DP_85D	DISPLAYPORT	DP TBTPA AUXCH C P	33 69
TBT_A_AUXCH	DP_85D	DISPLAYPORT	DP TBTPA AUXCH C N	33 69
TBT_A_AUXCH	DP_85D	DISPLAYPORT	DP TBTPA AUXCH P	69
TBT_A_AUXCH	DP_85D	DISPLAYPORT	DP TBTPA AUXCH N	69
TBT_A_AUXCH	DP_85D	DISPLAYPORT	DP A AUXCH DDC P	69
TBT_A_AUXCH	DP_85D	DISPLAYPORT	DP A AUXCH DDC N	69
TBT_A_D2R1	TBTDP_85D	TBTDP	TBT A D2R1 AUXDDC P	69
TBT_A_D2R1	TBTDP_85D	TBTDP	TBT A D2R1 AUXDDC N	69
TBT_B_R2D	TBTDP_85D	TBTDP	TBT B R2D C P<1..0>	7 33 70
TBT_B_R2D	TBTDP_85D	TBTDP	TBT B R2D C N<1..0>	7 33 70
TBT_B_R2D	TBTDP_85D	TBTDP	TBT B R2D P<1..0>	7 70
TBT_B_R2D	TBTDP_85D	TBTDP	TBT B R2D N<1..0>	7 70
DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP TBTPB ML C P<3..1:2>	33 70
DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP TBTPB ML C N<3..1:2>	33 70
DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP TBTPB ML P<3..1:2>	70
DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP TBTPB ML N<3..1:2>	70
DP_LSX_ML	DP_85D	DISPLAYPORT	DP B LSX ML P<1>	70
DP_LSX_ML	DP_85D	DISPLAYPORT	DP B LSX ML N<1>	70
TBT_B_D2R0	TBTDP_85D	TBTDP	TBT B D2R C P<0>	7 70
TBT_B_D2R0	TBTDP_85D	TBTDP	TBT B D2R C N<0>	7 70
TBT_B_D2R1	TBTDP_85D	TBTDP	TBT B D2R C P<1>	7 70
TBT_B_D2R1	TBTDP_85D	TBTDP	TBT B D2R C N<1>	7 70
TBT_B_D2R0	TBTDP_85D	TBTDP	TBT B D2R P<0>	7 33 70
TBT_B_D2R0	TBTDP_85D	TBTDP	TBT B D2R N<0>	7 33 70
TBT_B_D2R1	TBTDP_85D	TBTDP	TBT B D2R P<1>	7 33 70
TBT_B_D2R1	TBTDP_85D	TBTDP	TBT B D2R N<1>	7 33 70
TBT_B_AUXCH	DP_85D	DISPLAYPORT	DP TBTPB AUXCH C P	33 70
TBT_B_AUXCH	DP_85D	DISPLAYPORT	DP TBTPB AUXCH C N	33 70
TBT_B_AUXCH	DP_85D	DISPLAYPORT	DP TBTPB AUXCH P	70
TBT_B_AUXCH	DP_85D	DISPLAYPORT	DP TBTPB AUXCH N	70
TBT_B_AUXCH	DP_85D	DISPLAYPORT	DP B AUXCH DDC P	70
TBT_B_AUXCH	DP_85D	DISPLAYPORT	DP B AUXCH DDC N	70
TBT_B_D2R1	TBTDP_85D	TBTDP	TBT B D2R1 AUXDDC P	70
TBT_B_D2R1	TBTDP_85D	TBTDP	TBT B D2R1 AUXDDC N	70

Only used on dual-port hosts.

Thunderbolt IC Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE			
	PHYSICAL	SPACING		
	DP_85D	DISPLAYPORT	DP TBTSRC ML C P<3..0>	
	DP_85D	DISPLAYPORT	DP TBTSRC ML C N<3..0>	
	DP_85D	DISPLAYPORT	DP TBTSRC AUXCH C P	
	DP_85D	DISPLAYPORT	DP TBTSRC AUXCH C N	
TBT_SPI_CLK	TBT_SPI_55S	TBT_SPI	TBT SPI CLK	33
TBT_SPI_MOSI	TBT_SPI_55S	TBT_SPI	TBT SPI MOSI	33
TBT_SPI_MISO	TBT_SPI_55S	TBT_SPI	TBT SPI MISO	33
TBT_SPI_CS_L	TBT_SPI_55S	TBT_SPI	TBT SPI CS L	33

Only used on hosts supporting Thunderbolt video-in

SYNC MASTER=T29 CR SYNC DATE=08/31/2011

Thunderbolt Constraints

Apple Inc.

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 105 OF 132
 SHEET: 76 OF 80

8

7

6

5

4

3

2

1

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_2_S3_SCL	SMB_50S	SMB	SMBUS_SMC_2_S3_SCL	7 39 42
SMBUS_SMC_2_S3_SDA	SMB_50S	SMB	SMBUS_SMC_2_S3_SDA	7 39 42
SMBUS_SMC_1_S0_SCL	SMB_50S	SMB	SMBUS_SMC_1_S0_SCL	7 39 42
SMBUS_SMC_1_S0_SDA	SMB_50S	SMB	SMBUS_SMC_1_S0_SDA	7 39 42
SMBUS_SMC_0_S0_SCL	SMB_50S	SMB	SMBUS_SMC_0_S0_SCL	39 42
SMBUS_SMC_0_S0_SDA	SMB_50S	SMB	SMBUS_SMC_0_S0_SDA	39 42
SMBUS_SMC_5_SCL	SMB_50S	SMB	SMBUS_SMC_5_SCL	
SMBUS_SMC_5_SDA	SMB_50S	SMB	SMBUS_SMC_5_SDA	
SMBUS_SMC_3_SCL	SMB_50S	SMB	SMBUS_SMC_3_SCL	39 42
SMBUS_SMC_3_SDA	SMB_50S	SMB	SMBUS_SMC_3_SDA	39 42

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE			
	PHYSICAL	SPACING		
CHGR_CSI	1T01_DIFFPAIR		CHGR_CSI_P	57
CHGR_CSI	1T01_DIFFPAIR		CHGR_CSI_N	57
CHGR_CSO	1T01_DIFFPAIR		CHGR_CSO_P	57
CHGR_CSO	1T01_DIFFPAIR		CHGR_CSO_N	57

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

D

D

C


C

B

B

A

A

SYNC MASTER=15 MLB		SYNC DATE=07/29/2011	
SMC Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	106 OF 132
		SHEET	77 OF 80

8

7

6

5

4

3

2

1

D1 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS				BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA, BGA_MEM			MM	16.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
50_OHM_SE	*	Y	0.070 MM	0.070 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.145 MM	0.095 MM			
40_OHM_SE	*	Y	0.105 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
37_OHM_SE	*	Y	0.120 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.265 MM	0.095 MM			
27P4_OHM_SE	*	Y	0.190 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.124 MM	0.124 MM	0.200 MM	0.200 MM	0.200 MM
72_OHM_DIFF	ISL2, ISL11	Y	0.124 MM	0.124 MM	0.200 MM	0.200 MM	0.200 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.140 MM	0.140 MM	0.120 MM	0.120 MM	0.120 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.089 MM	0.089 MM	0.180 MM	0.180 MM	0.180 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.089 MM	0.089 MM	0.180 MM	0.180 MM	0.180 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.110 MM	0.110 MM	0.180 MM	0.180 MM	0.180 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.081 MM	0.081 MM	0.200 MM	0.200 MM	0.200 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.081 MM	0.081 MM	0.200 MM	0.200 MM	0.200 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.099 MM	0.090 MM	0.200 MM	0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.065 MM	0.065 MM	0.200 MM	0.200 MM	0.200 MM
100_OHM_DIFF	ISL2, ISL11	Y	0.065 MM	0.065 MM	0.200 MM	0.200 MM	0.200 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.079 MM	0.079 MM	0.200 MM	0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM	0.125 MM	0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM	0.125 MM	0.125 MM	0.125 MM

NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
P072_SPACE	*	0.071 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	P072_SPACE

Stackup-Defined Spacing Rules

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	TOP, BOTTOM	0.1 MM	?
1:1_SPACING	ISL3, ISL4, ISL9, ISL10	0.1 MM	?
1:1_SPACING	ISL3, ISL4, ISL9, ISL10, ISL11	0.101 MM	?

Note: Outer dielectric is 0.058 mm nominal, Inner dielectric is 0.053 mm nominal.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1x_DIELECTRIC	TOP, BOTTOM	0.058 MM	?
1x_DIELECTRIC	ISL3, ISL4, ISL9, ISL10	0.053 MM	?
1x_DIELECTRIC	ISL3, ISL4, ISL9, ISL10, ISL11	0.101 MM	?

J4 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET		PHYSICAL		NET TYPE		SPACING	
858	DP_TBT_AUXCH	DP_85D	DISPLAYPORT	DP_TBTSNK0_AUXCH_C_P	9	33	
859	DP_TBT_AUXCH	DP_85D	DISPLAYPORT	DP_TBTSNK0_AUXCH_C_N	9	33	
860	DP_TBT_AUXCH	DP_85D	DISPLAYPORT	DP_TBTSNK1_AUXCH_C_P	9	33	
861	DP_TBT_AUXCH	DP_85D	DISPLAYPORT	DP_TBTSNK1_AUXCH_C_N	9	33	
862	DP_TBT_ML	DP_85D	DISPLAYPORT	DP_TBTSNK0_ML_C_P<3..0>	9	33	
863	DP_TBT_ML	DP_85D	DISPLAYPORT	DP_TBTSNK0_ML_C_N<3..0>	9	33	
864	DP_TBT_ML	DP_85D	DISPLAYPORT	DP_TBTSNK1_ML_C_P<3..0>	9	33	
865	DP_TBT_ML	DP_85D	DISPLAYPORT	DP_TBTSNK1_ML_C_N<3..0>	9	33	
866	DP_TBT_AUXCH	DP_85D	DISPLAYPORT	DP_TBTSNK0_AUXCH_P	33		
867	DP_TBT_AUXCH	DP_85D	DISPLAYPORT	DP_TBTSNK0_AUXCH_N	33		
868	DP_TBT_AUXCH	DP_85D	DISPLAYPORT	DP_TBTSNK1_AUXCH_P	33		
869	DP_TBT_AUXCH	DP_85D	DISPLAYPORT	DP_TBTSNK1_AUXCH_N	33		
870	DP_TBT_ML	DP_85D	DISPLAYPORT	DP_TBTSNK0_ML_P<3..0>	33		
871	DP_TBT_ML	DP_85D	DISPLAYPORT	DP_TBTSNK0_ML_N<3..0>	33		
872	DP_TBT_ML	DP_85D	DISPLAYPORT	DP_TBTSNK1_ML_P<3..0>	33		
873	DP_TBT_ML	DP_85D	DISPLAYPORT	DP_TBTSNK1_ML_N<3..0>	33		
874	DP_INT_ML	DP_85D	DISPLAYPORT	DP_INT_ML_C_P<3..0>	9	67	
875	DP_INT_ML	DP_85D	DISPLAYPORT	DP_INT_ML_C_N<3..0>	9	67	
876	DP_INT_AUX	DP_85D	DISPLAYPORT	DP_INT_AUX_C_P	9	67	
877	DP_INT_AUX	DP_85D	DISPLAYPORT	DP_INT_AUX_C_N	9	67	
878	DP_INT_AUX	DP_85D	DISPLAYPORT	DP_INT_AUX_P	7	67	
879	DP_INT_AUX	DP_85D	DISPLAYPORT	DP_INT_AUX_N	7	67	
880	DP_INT_ML	DP_85D	DISPLAYPORT	DP_INT_ML_P<3..0>	67		
881	DP_INT_ML	DP_85D	DISPLAYPORT	DP_INT_ML_N<3..0>	67		
882	DP_INT_ML	DP_85D	DISPLAYPORT	DP_INT_ML_F_P<3..0>			
883	DP_INT_ML	DP_85D	DISPLAYPORT	DP_INT_ML_F_N<3..0>			
884	USB3_EXTB_RX	USB3_85D	USB3	USB3_EXTB_RX_RC_P	7	36	
885	USB3_EXTB_RX	USB3_85D	USB3	USB3_EXTB_RX_RC_N	7	36	
886	USB3_EXTB_RX	USB3_85D	USB3	USB3_EXTB_RX_F_P	7	36	
887	USB3_EXTB_RX	USB3_85D	USB3	USB3_EXTB_RX_F_N	7	36	
888	USB3_EXTB_TX	USB3_85D	USB3	USB3_EXTB_TX_C_P	7	36	
889	USB3_EXTB_TX	USB3_85D	USB3	USB3_EXTB_TX_C_N	7	36	
890	USB3_EXTB_TX	USB3_85D	USB3	USB3_EXTB_TX_C_P	7	36	
891	USB3_EXTB_TX	USB3_85D	USB3	USB3_EXTB_TX_C_N	7	36	

SYNC MASTER=J5.MLB SYNC DATE=07/29/2011

PCB Rule Definitions


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 109 OF 132
 SHEET: 79 OF 80


LCD Backlight Current Sense (IBLC)

Gain: 500x. EDP: 0.9 A
 Rsense: 0.005 (RD200 / XWD200)
 V across Rsense: 4.5 mV
 SMC AD: 17




CPU SA Current Sense (IC2C)

Gain: 500x. EDP: 6 A
 Rsense: 0.001 (R7140)
 V across Rsense: 6 mV
 SMC AD: 13




Airport X29 Current Sense (IAPC)

Gain: 500x. EDP: 1.06 A
 Rsense: 0.005 (RD230 / XWD230)
 V across Rsense: 5.3 mV
 SMC AD: 22




LCD Panel Current Sense (ILDC)

Gain: 500x. EDP: 1 A
 Rsense: 0.005 (R9020, XW9020)
 V across Rsense: 5 mV
 SMC AD: 15




Thunderbolt TBT Current/Voltage Sense (IHSP/VHSP)

Gain: 1000x. EDP: 2.8 A
 Rsense: 0.001 (RD240)
 V across Rsense: 2.8 mV
 SMC AD: 23



CPU SA Voltage Sense (VC2C)


Gain: 1x
 SMC ADC: 14



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	3	RES,MTL FILM,100K,1/16W,0201,SMD,LF	CD209,CD219,CD229		LOADISNS:NO
117S0008	3	RES,MTL FILM,100K,1/16W,0201,SMD,LF	CD239,CD259		LOADISNS:NO

LCD Backlight Voltage Sense (VBLC)

Gain: 0.04434



Power Sensors: Extended

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

Apple logo

<SCH_NUM> D
 <E4LABEL>
 <BRANCH>
 132 OF 132
 80 OF 80