

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
<REV>	<ECN>	<ECO_DESCRIPTION>	<ECODATE>

J41 MLB SCHEMATIC 6.6.0

DVT

4/09/13

Page	Contents	Sync	Page	Contents	Sync
1	Table of Contents	MASTER	36	SMC Shared Support	WILL_J43
2	BOM Configuration	J43_MLB	37	SMC Project Support	J43_MLB
3	BOM Variants	MASTER	38	SMBus Connections	J43_MLB
4	PD Parts	MASTER	39	High Side Current Sensing	SID_J41
5	CPU GFX/NCTF/RSVD	WILL_J43	40	Voltage & Load Side Current Sensing	SID_J41
6	CPU Misc/JTAG/CFG/RSVD	WILL_J43	41	Debug Sensors 1	SID_J41
7	CPU DDR3/LPDDR3 Interfaces	WILL_J43	42	Thermal Sensors	J43_MLB
8	CPU/PCH POWER	J43_MLB	43	Fan	J43_MLB
9	CPU/PCH GROUNDS	J43_MLB	44	LPC+SPI Debug Connector	K21_MLB
10	CPU Decoupling	LABEL_J41	45	Audio: Speaker Amp	J43_MLB
11	PCH Decoupling	WILL_J43	46	Battery Connector & Hall Effect	MASTER
12	PCH Audio/JTAG/SATA/CLK	WILL_J43	47	DC-In & G3H Supply	J43_MLB
13	PCH PM/PCI/GFX	J43_MLB	48	PBus Supply & Battery Charger	J43_MLB
14	PCH PCIe/USB/LPC/SPI/SMBus	WILL_J43	49	CPU VR12.6 VCC Regulator IC	J43_MLB
15	PCH GPIO/MISC/LPIO	WILL_J43	50	CPU VR12.5 VCC Power Stage	J43_MLB
16	CPU/PCH Merged XDP	WILL_J43	51	LPDDR3 Supply	J43_MLB
17	Chipset Support	J43_MLB1	52	5V S4RS3 / 3.3V S5 Power Supply	J43_MLB
18	Project Chipset Support	J43_MLB	53	1.05V S0 Power Supply	J43_MLB
19	DDR3 VREF MARGINING	WILL_J43	54	LCD/KBD Backlight Driver	J43_MLB
20	LPDDR3 DRAM Channel A (0-31)	MASTER	55	Misc Power Supplies	J43_MLB
21	LPDDR3 DRAM Channel A (32-63)	MASTER	56	Power FETs	J43_MLB
22	LPDDR3 DRAM Channel B (0-31)	MASTER	57	Power Control	J43_MLB
23	LPDDR3 DRAM Channel B (32-63)	MASTER	58	Internal DisplayPort Connector	J43_MLB
24	LPDDR3 DRAM Termination	J43_MLB	59	LIO Connector	CLEAN_J41
25	Thunderbolt Host (1 of 2)	WILL_J43	60	Power Aliases	WILL_J43
26	Thunderbolt Host (2 of 2)	J15_MLB	61	Signal Aliases	MASTER
27	TBT Power Support	WILL_J43	62	Func Test / No Test	WILL_J43
28	Thunderbolt Connector A	J43_MLB	63	Project FCT/NC/Aliases	MASTER
29	Wireless Connector	J43_MLB	64	PCB Rule Definitions	J43_MLB
30	SSD Connector	J43_MLB	65	CPU Constraints	J43_MLB
31	Camera 1 of 2	J43_MLB1	66	PCH Constraints 1	CLEAN_J41
32	Camera 2 of 2	J43_MLB	67	PCH Constraints 2	J43_MLB
33	External A USB3 Connector	J43_MLB	68	Memory Constraints	CHINMAY_J41
34	IPD Connector	J43_MLB	69	Thunderbolt Constraints	CHINMAY_J41
35	SMC	WILL_J43	70	Camera Constraints	CHINMAY_J41
			71	SMC Constraints	CHINMAY_J41
			72	Project Specific Constraints	J43_MLB
			73	Reference	MASTER

www.laptop-schematics.com

ALIASES RESOLVED

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-9795	1	SCHEM,MLB,J41	SCH	CRITICAL	
820-3435	1	PCBF,MLB,J41	PCB	CRITICAL	

PRODUCT SAFETY REQUIREMENTS:
 PCB, UL RECOGNIZED, MIN. 130-C TEMP. RATING AND V-0 FLAME RATING PER UL 796 & UL 94.
 PCB TO BE SILK-SCREENED WITH UL/CUL RECOGNITION MARK, MANUFACTURER'S UL FILE
 NUMBER, UL PCB MATERIAL DESIGNATION, 130-C TEMP. RATING AND V-0 FLAME RATING.

DRAWING TITLE <PART_DESCRIPTION>	
Apple Inc.	DRAWING NUMBER <SCH_NUM> D
REVISION <E4LABEL>	
BRANCH <BRANCH>	
PAGE 1 OF 120	
SHEET 1 OF 73	

DRAWING
TITLE-MLB
ABBREV-DRAWING
DATE-20130409

BOM Groups

BOM GROUP	BOM OPTIONS
MLB_COMMON	ALTERNATE, COMMON, MLB_MISC, MLB_DEBUG: ENG, MLB_PROGPARTS
MLB_MISC	PP5V5_DCIN:NO, TBTHV:P15V, EDP, CAM_XTAL:NO, CAM_WAKE:NO, APCLKRQ:ISOL, TPAD_INTWAKE:SHARED, USB_PWR:S3, SD_ON_MLB, VCORE_FETS
MLB_DEVEL: ENG	ALTERNATE, BKLT: ENG, XDP_CONN, DDRVREF_DAC, S0PGOOD_ISL, DBGLED, ISNS: ENG
MLB_DEBUG: PVT	XDP_CONN
MLB_DEBUG: ENG	DEVEL_BOM, XDP, LPCPLUS
MLB_DEBUG: PVT	DEVEL_BOM, BKLT: PROD, XDP, LPCPLUS, ISNS: PROD
MLB_DEBUG: PROD	BKLT: PROD, LPCPLUS, XDP, ISNS: PROD

Current Sensor Configuration

BOM GROUP	BOM OPTIONS
ISNS: ENG	CPU_ML120: YES, CPUV0R_120: YES, DRAM_120: YES, P1V05_120: YES, AIRPORT_120: YES, SSD_120: YES, LOBELT_120: YES, P3V15_120: YES, P3V30_120: YES, OTHER_ML_120: YES, CAM_120: YES, CPU00R_120: YES, PANEL_120: YES
ISNS: PROD	CPU_ML120: YES, CPUV0R_120: YES, DRAM_120: YES, P1V05_120: NO, AIRPORT_120: NO, SSD_120: YES, LOBELT_120: NO, P3V15_120: NO, P3V30_120: NO, OTHER_ML_120: NO, CAM_120: NO, CPU00R_120: NO, PANEL_120: NO

CPU DRAM SPD Straps

BOM GROUP	BOM OPTIONS
DDR3: HYNIX_4GB	RAMCFG0: L, RAMCFG1: L, RAMCFG2: L, RAMCFG3: L, DRAM_TYPE: HYNIX_4GB
DDR3: HYNIX_8GB	RAMCFG0: L, RAMCFG1: L, RAMCFG2: H, RAMCFG3: L, DRAM_TYPE: HYNIX_8GB
DDR3: SAMSUNG_4GB	RAMCFG0: L, RAMCFG1: H, RAMCFG2: L, RAMCFG3: L, DRAM_TYPE: SAMSUNG_4GB
DDR3: SAMSUNG_8GB	RAMCFG0: L, RAMCFG1: H, RAMCFG2: H, RAMCFG3: L, DRAM_TYPE: SAMSUNG_8GB
DDR3: ELPIDA_4GB	RAMCFG0: H, RAMCFG1: H, RAMCFG2: L, RAMCFG3: L, DRAM_TYPE: ELPIDA_4GB
DDR3: ELPIDA_8GB	RAMCFG0: H, RAMCFG1: H, RAMCFG2: H, RAMCFG3: L, DRAM_TYPE: ELPIDA_8GB
DDR3: MICRON_4GB	RAMCFG0: H, RAMCFG1: L, RAMCFG2: L, RAMCFG3: L, DRAM_TYPE: MICRON_4GB

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S0865	1	EEPROM, 256KBIT, SPI, 5MHZ, 1.8V, 2K3QFN	U2890	CRITICAL	TBTROM: BLANK
341S3802	1	IC, EEPROM, C/S (V23.4) EVT, J41/J41	U2890	CRITICAL	TBTROM: PROG
338S1159	1	IC, BMC12-A3, 40MHZ/50DMIPS MCU, 9X9, 157BGA	U5000	CRITICAL	SMC: BLANK
335S0809	1	64 MBIT SPI SERIAL DUAL I/O FLASH, 8K6X0.8	U6100	CRITICAL	BOOTROM_MAC: BLANK
335S0803	1	64 MBIT SPI SERIAL DUAL I/O FLASH, 8K6X0.8	U6100	CRITICAL	BOOTROM_NUM: BLANK
341S3809	1	IC, EFI ROM (V0071) DVT, J41/J43	U6100	CRITICAL	BOOTROM: PROG

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S4525	1	HSW, SR16M, PRQ, CO, 1.3, 15W, 2+3, 1.0, 3M, BGA	U0500	CRITICAL	CPU: 1.3GHZ
337S4526	1	HSW, SR16L, PRQ, CO, 1.4, 15W, 2+3, 1.1, 3M, BGA	U0500	CRITICAL	CPU: 1.4GHZ
337S4528	1	HSW, SR16H, PRQ, CO, 1.7, 15W, 2+3, 1.1, 4M, BGA	U0500	CRITICAL	CPU: 1.7GHZ
338S1113	1	IC, TWT, CR-4C, B1, PRQ, C10, 288, 12X12 FC-CSP	U2800	CRITICAL	
338S1186	1	IC, BMC15700A2, S2 PCIE CAMERA PROCESSOR	U3900	CRITICAL	
607-6811	1	ASSEMBLY, SUBASSY, PCBA, HALL EFFECT, K99	J6955	CRITICAL	J41_MLB
946-3892	1	J11/J13 MLB DYNAMX ADHESIVE 29993-SC 0.4G	GLUE	CRITICAL	
825-7670	1	LABEL, TEXT, MLB, K21/K78	LABEL		
376S0964	2	MOSFET, N-CH, 25V, 30A, 9.6M, 8P 3.3X3.3 DFN	Q7310, Q7320	CRITICAL	VCORE_FET: REN
376S1104	2	MOSFET, N-CH, 25V, 30A, 6.1M, 8P 3.3X3.3 DFN	Q7311, Q7321	CRITICAL	VCORE_FET: REN
376S1173	2	MOSFET, N-CH, 30V, 15.3A, 12M, 8P 3.3X3.3 DFN	Q7310, Q7320	CRITICAL	VCORE_FET: VSHY
376S1174	2	MOSFET, N-CH, 30V, 22A, 6.0M, 8P 3.3X3.3 DFN	Q7311, Q7321	CRITICAL	VCORE_FET: VSHY
900-0090	1		SOLDERPASTE	CRITICAL	

DRAM Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0677	4	IC, SDRAM, 8GB, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE: HYNIX_4GB
333S0681	4	IC, SDRAM, 16GB, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE: HYNIX_8GB
333S0676	4	IC, SDRAM, 8GB, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE: SAMSUNG_4GB
333S0680	4	IC, SDRAM, 16GB, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE: SAMSUNG_8GB
333S0678	4	IC, SDRAM, 8GB, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE: ELPIDA_4GB
333S0666	4	IC, SDRAM, 16GB, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE: ELPIDA_8GB
333S0679	4	IC, SDRAM, 8GB, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE: MICRON_4GB

CPU DRAM CFG Chart

VENDOR	CFG 1	CFG 0
HYNIX	0	0
SAMSUNG	1	0
MICRON	0	1
ELPIDA	1	1

SIZE	CFG 2
4GB	0
8GB	1

DIE REV	CFG 3
A	0
B	1

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1032	376S0855		ALL	Toshiba alt for Diodes dual
376S1129	376S0855		ALL	NEC alt for Diodes dual
376S1089	376S1128		ALL	NEC alt for Diodes single
138S0684	138S0660		ALL	Murata alt to Taiyo Yuden
138S0703	138S0648		ALL	Murata alt to Taiyo Yuden
152S0586	152S1301		ALL	Dale/Vishay alt to Cytac
372S0186	372S0185		ALL	NEC alt to Diodes
197S0479	197S0478		ALL	200W Epsom alt to NEC
376S1053	376S0604		ALL	Diodes alt to Fairchild
371S0713	371S0558		ALL	Diodes alt to ST Micro
128S0371	128S0376		ALL	Kemet alt to Sanyo
128S0394	128S0415		ALL	NEC alt to Sanyo
152S1821	152S1757		ALL	Cytac alt to NEC
197S0480	197S0343		ALL	NEC crystal alt to TSC
197S0481	197S0343		ALL	Epsom crystal alt to TSC
107S0254	107S0241		ALL	Cytac sense R alt to TFF
353S3452	353S1286		ALL	Maxim alt to Microchip
128S0386	128S0284		ALL	Kemet alt to Sanyo
128S0397	128S0325		ALL	Kemet alt to Sanyo
377S0155	377S0104		ALL	Onsemi alt to Infineon
128S0398	128S0220		ALL	Kemet alt to Sanyo
197S0542	197S0544		ALL	NEC alt to TSC
197S0545	197S0544		ALL	Epsom alt to TSC
138S0681	138S0638		ALL	Taiyo alt to Samsung
138S0841	138S0638		ALL	Murata alt to Samsung
376S1180	376S0761		ALL	Beneas alt to Vishay
152S1876	152S1804		ALL	TK alt to Toko
107S0255	107S0240		ALL	Cytac alt to TFF
107S0250	107S0248		ALL	Cytac alt to TFF

SYNC MASTER=J43_MLB SYNC DATE=01/17/2013

PAGE TITLE: BOM Configuration

Apple Inc. <SCH_NUM> D

REVISION: <E4LABEL>

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

BRANCH: <BRANCH>

PAGE: 2 OF 120

SHEET: 2 OF 73

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
639-4118	PCBA,MLB,BEST,HY 4GB,J41:	MLB_CMNPTS,CPU:1.7GHZ,DDR3:HYNIX_4GB
639-4274	PCBA,MLB,BEST,HY 8GB,J41	MLB_CMNPTS,CPU:1.7GHZ,DDR3:HYNIX_8GB
639-4275	PCBA,MLB,BEST,EL 4GB,J41	MLB_CMNPTS,CPU:1.7GHZ,DDR3:ELPIDA_4GB
639-4276	PCBA,MLB,BEST,EL 8GB,J41	MLB_CMNPTS,CPU:1.7GHZ,DDR3:ELPIDA_8GB
639-4702	PCBA,MLB,BEST,MI 4GB,J41	MLB_CMNPTS,CPU:1.7GHZ,DDR3:MICRON_4GB
639-4434	PCBA,MLB,BETTER,HY 4GB,J41	MLB_CMNPTS,CPU:1.3GHZ,DDR3:HYNIX_4GB
639-4435	PCBA,MLB,BETTER,HY 8GB,J41	MLB_CMNPTS,CPU:1.3GHZ,DDR3:HYNIX_8GB
639-4436	PCBA,MLB,BETTER,EL 4GB,J41	MLB_CMNPTS,CPU:1.3GHZ,DDR3:ELPIDA_4GB
639-4437	PCBA,MLB,BETTER,EL 8GB,J41	MLB_CMNPTS,CPU:1.3GHZ,DDR3:ELPIDA_8GB
639-4703	PCBA,MLB,BETTER,MI 4GB,J41	MLB_CMNPTS,CPU:1.3GHZ,DDR3:MICRON_4GB
685-0024	CMN PTS,PCBA,MLB,J41	MLB_COMMON,J41_MLB
985-0017	J41 MLB DEVELOPMENT BOM	MLB_DEVEL:ENG
685-0062	VCORE FET,REN,J41	VCORE_FET:REN
685-0063	VCORE FET,VSHY,J41	VCORE_FET:VSHY

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
685-0062	685-0063		ALL	Reneas alt to Vishay

333S0704	333S0700		ALL	Elpida CM DRAM alt to Hynix
----------	----------	--	-----	-----------------------------

BOM Groups

BOM GROUP	BOM OPTIONS
MLB_PROGPARTS	BOOTROM:PROG,SMC:PROG,TBTROM:PROG


Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
341S3757	1	IC,SMC-A3 SCPL,EXT,V22.12A18,PROTO 1,J41	U5000	CRITICAL	SMC:PROG

Sub-BOMs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
985-0017	1	J41 MLB DEVELOPMENT BOM	DEVEL	CRITICAL	DEVEL_BOM
685-0024	1	CMN PTS,PCBA,MLB,J41	CMNPTS	CRITICAL	MLB_CMNPTS
685-0063	1	VCORE FET,VSHY,J41	VCOREFETS	CRITICAL	VCORE_FETS

www.laptop-schematics.com


SYNC MASTER=MASTER		SYNC DATE=MASTER	
BOM Variants			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <BRANCH>	
		PAGE 3 OF 120	SHEET 3 OF 73

PD Module Parts


806-5107	1	CAN, TOPSIDE, ALT, J41/J43	TBTTOPSIDE_2P_FENCE	CRITICAL	
806-5108	1	CAN, TOPSIDE, COVER, ALT, J41/J43	TBTTOPSIDE_2P_COVER	CRITICAL	
806-3142	1	CAN, TBT, J11/J13	TBTFENCE	CRITICAL	
806-3215	1	CAN, COVER, TBT, J11/J13	TBTCOVER	CRITICAL	
806-3216	1	CAN, MDP, J11/J13	MDPCAN	CRITICAL	
806-3083	1	SHLD, USB, MLB, J11/J13	USBCAN	CRITICAL	
725-1792	1	INSULATOR, CPU, J41/J43	CPU_INSULATOR	CRITICAL	

www.laptop-schematics.com


CPU Heat Sink Mounting Bosses




Fan Boss



X21 Boss




SSD Boss




EMI I/O Pogo Pins


DisplayPort Pogo



USB/SD Card Pogo



Can Slots



www.laptop-schematics.com

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE PD Parts			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 4 OF 120		SHEET 4 OF 73	

D

C

B




A


D

C


B

A






www.laptop-schematics.com



CFG<10>:SAFE MODE BOOT	1 = NORMAL OPERATION	0 = POWER FEATURES NOT ACTIVE
CFG<9> :NO SVID-CAPABLE VR	1 = VR SUPPORTS SVID	0 = VR DOES NOT SUPPORT SVID
CFG<8> :ALLOW NOA ON LOCKED UNITS	1 = NORMAL OPERATION	0 = NOA ALWAYS UNLOCKED
CFG<4> :eDP ENABLE/DISABLE	1 = DISABLED	0 = ENABLED
CFG<1> :PCH-LESS MODE	1 = NORMAL OPERATION	0 = PCH-LESS MODE
CFG<0> :RESET SEQUENCE STALL	1 = NORMAL OPERATION	0 = STALL AFTER PCU PLL LOCK



SYNC MASTER=WILL J43		SYNC DATE=09/13/2012	
CPU Misc/JTAG/CFG/RSVD			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	6 OF 120
		SHEET	6 OF 73

D

C

B

A

D

C

B

A

CRITICAL OMIT_TABLE

U0500 HASWELL-ULT 2CA+GT2 BGA-TSE SYM 3 OF 19

MEMORY CHANNEL A

LPDDR3

68 61	MEM A DO<0>	AH63	SA_DQ0	AU37	MEM A CLK N<0>	20 24 68
68 61	MEM A DO<1>	AH62	SA_DQ1	AV37	MEM A CLK P<0>	20 24 68
68 61	MEM A DO<2>	AK63	SA_DQ2	AW36	MEM A CLK N<1>	21 24 68
68 61	MEM A DO<3>	AK62	SA_DQ3	AY36	MEM A CLK P<1>	21 24 68
68 61	MEM A DO<4>	AH61	SA_DQ4	AU43	MEM A CKE<0>	20 24 68
68 61	MEM A DO<5>	AH60	SA_DQ5	AM43	MEM A CKE<1>	20 24 68
68 61	MEM A DO<6>	AK61	SA_DQ6	AY42	MEM A CKE<2>	20 24 68
68 61	MEM A DO<7>	AK60	SA_DQ7	AY43	MEM A CKE<3>	21 24 68
68 61	MEM A DO<8>	AM63	SA_DQ8	SA_CS0	MEM A CS L<0>	20 21 24 68
68 61	MEM A DO<9>	AM62	SA_DQ9	SA_CS1	MEM A CS L<1>	20 21 24 68
68 61	MEM A DO<10>	AP63	SA_DQ10	SA_ODT0	MEM A ODT<0>	20 21 24 61 68
68 61	MEM A DO<11>	AP62	SA_DQ11	AY34	=MEM A RAS L	61
68 61	MEM A DO<12>	AM61	SA_DQ12	AW34	=MEM A WE L	61
68 61	MEM A DO<13>	AM60	SA_DQ13	CAW34	=MEM A CAS L	61
68 61	MEM A DO<14>	AP61	SA_DQ14	AU35	=MEM A BA<0>	61
68 61	MEM A DO<15>	AP60	SA_DQ15	AV35	MEM A CAB<6>	21 24 61 68
68 61	MEM A DO<16>	AP58	SA_DQ16	AY41	=MEM A BA<2>	61
68 61	MEM A DO<17>	AR58	SA_DQ17	SA_MA0	MEM A A<0>	61
68 61	MEM A DO<18>	AM57	SA_DQ18	SA_MA1	MEM A A<1>	61
68 61	MEM A DO<19>	AK57	SA_DQ19	SA_MA2	MEM A A<2>	61
68 61	MEM A DO<20>	AL58	SA_DQ20	SA_MA3	TP LPDDR3 RSVD1	61
68 61	MEM A DO<21>	AK58	SA_DQ21	SA_MA4	TP LPDDR3 RSVD2	61
68 61	MEM A DO<22>	AR57	SA_DQ22	CAA0	MEM A A<5>	61
68 61	MEM A DO<23>	AN57	SA_DQ23	CAA2	MEM A A<6>	61
68 61	MEM A DO<24>	AP55	SA_DQ24	CAA4	MEM A A<7>	61
68 61	MEM A DO<25>	AR55	SA_DQ25	CAA3	MEM A A<8>	61
68 61	MEM A DO<26>	AM54	SA_DQ26	CAA1	MEM A A<9>	61
68 61	MEM A DO<27>	AK54	SA_DQ27	CAB7	MEM A A<10>	61
68 61	MEM A DO<28>	AL55	SA_DQ28	CAA7	MEM A A<11>	61
68 61	MEM A DO<29>	AK55	SA_DQ29	CAA6	MEM A CAA<6>	20 24 61 68
68 61	MEM A DO<30>	AR54	SA_DQ30	CAB0	MEM A A<13>	61
68 61	MEM A DO<31>	AN54	SA_DQ31	CAA9	MEM A A<14>	61
68 61	MEM A DO<32>	AY58	SA_DQ32	CAA8	MEM A A<15>	61
68 61	MEM A DO<33>	AW58	SA_DQ33	SA_DQSN0	MEM A DOS N<0>	61 68
68 61	MEM A DO<34>	AV56	SA_DQ34	SA_DQSN1	MEM A DOS N<1>	61 68
68 61	MEM A DO<35>	AW56	SA_DQ35	SA_DQSN2	MEM A DOS N<2>	61 68
68 61	MEM A DO<36>	AV58	SA_DQ36	SA_DQSN3	MEM A DOS N<3>	61 68
68 61	MEM A DO<37>	AU58	SA_DQ37	SA_DQSN4	MEM A DOS N<4>	61 68
68 61	MEM A DO<38>	AV56	SA_DQ38	SA_DQSN5	MEM A DOS N<5>	61 68
68 61	MEM A DO<39>	AU56	SA_DQ39	SA_DQSN6	MEM A DOS N<6>	21 61 68
68 61	MEM A DO<40>	AY54	SA_DQ40	SA_DQSN7	MEM A DOS N<7>	61 68
68 61	MEM A DO<41>	AW54	SA_DQ41	SA_DQSP0	MEM A DOS P<0>	61 68
68 61	MEM A DO<42>	AY52	SA_DQ42	SA_DQSP1	MEM A DOS P<1>	61 68
68 61	MEM A DO<43>	AW52	SA_DQ43	SA_DQSP2	MEM A DOS P<2>	61 68
68 61	MEM A DO<44>	AV54	SA_DQ44	SA_DQSP3	MEM A DOS P<3>	61 68
68 61	MEM A DO<45>	AU54	SA_DQ45	SA_DQSP4	MEM A DOS P<4>	61 68
68 61	MEM A DO<46>	AV52	SA_DQ46	SA_DQSP5	MEM A DOS P<5>	61 68
68 61	MEM A DO<47>	AU52	SA_DQ47	SA_DQSP6	MEM A DOS P<6>	21 61 68
68 61	MEM A DO<48>	AK40	SA_DQ48	SA_DQSP7	MEM A DOS P<7>	61 68
68 61	MEM A DO<49>	AK42	SA_DQ49	SM_VREF_CA	CPU DIMM VREFCA	19
68 61	MEM A DO<50>	AM43	SA_DQ50	SM_VREF_DQ0	CPU DIMMA VREFDO	19
68 61	MEM A DO<51>	AM45	SA_DQ51	SM_VREF_DQ1	CPU DIMMB VREFDO	19
68 61	MEM A DO<52>	AK45	SA_DQ52			
68 61	MEM A DO<53>	AK43	SA_DQ53			
68 61	MEM A DO<54>	AM40	SA_DQ54			
68 61	MEM A DO<55>	AM42	SA_DQ55			
68 61	MEM A DO<56>	AM46	SA_DQ56			
68 61	MEM A DO<57>	AK46	SA_DQ57			
68 61	MEM A DO<58>	AM49	SA_DQ58			
68 61	MEM A DO<59>	AK49	SA_DQ59			
68 61	MEM A DO<60>	AM48	SA_DQ60			
68 61	MEM A DO<61>	AK48	SA_DQ61			
68 61	MEM A DO<62>	AM51	SA_DQ62			
68 61	MEM A DO<63>	AK51	SA_DQ63			

CRITICAL OMIT_TABLE

U0500 HASWELL-ULT 2CA+GT2 BGA-TSE SYM 4 OF 19

MEMORY CHANNEL B

LPDDR3

68 61	MEM B DO<0>	AY31	SB_DQ0	AM38	MEM B CLK N<0>	22 24 68
68 61	MEM B DO<1>	AW31	SB_DQ1	AN38	MEM B CLK P<0>	22 24 68
68 61	MEM B DO<2>	AY29	SB_DQ2	SA_CBK0	MEM B CLK N<1>	21 24 68
68 61	MEM B DO<3>	AW29	SB_DQ3	SA_CBK1	MEM B CLK P<1>	21 24 68
68 61	MEM B DO<4>	AY31	SB_DQ4	SA_CKE0	MEM B CKE<0>	22 24 68
68 61	MEM B DO<5>	AU31	SB_DQ5	SA_CKE1	MEM B CKE<1>	22 24 68
68 61	MEM B DO<6>	AY29	SB_DQ6	SA_CKE2	MEM B CKE<2>	22 24 68
68 61	MEM B DO<7>	AU29	SB_DQ7	SA_CKE3	MEM B CKE<3>	23 24 68
68 61	MEM B DO<8>	AY27	SB_DQ8	SA_CS0	MEM B CS L<0>	22 23 24 68
68 61	MEM B DO<9>	AW27	SB_DQ9	SA_CS1	MEM B CS L<1>	22 23 24 68
68 61	MEM B DO<10>	AY25	SB_DQ10	SA_ODT0	MEM B ODT<0>	22 23 24 61 68
68 61	MEM B DO<11>	AW25	SB_DQ11	LPDDR3		
68 61	MEM B DO<12>	AY27	SB_DQ12	SB_RAS*	=MEM B RAS L	61
68 61	MEM B DO<13>	AU27	SB_DQ13	SB_WE*	=MEM B WE L	61
68 61	MEM B DO<14>	AW25	SB_DQ14	SB_CAS*	=MEM B CAS L	61
68 61	MEM B DO<15>	AU25	SB_DQ15	SB_BA0	MEM B BA<0>	61
68 61	MEM B DO<16>	AM29	SB_DQ16	SB_BA1	MEM B CAB<6>	23 24 61 68
68 61	MEM B DO<17>	AK29	SB_DQ17	SB_BA2	MEM B BA<2>	61
68 61	MEM B DO<18>	AL28	SB_DQ18	SB_MA0	MEM B A<0>	61
68 61	MEM B DO<19>	AK28	SB_DQ19	SB_MA1	MEM B A<1>	61
68 61	MEM B DO<20>	AR29	SB_DQ20	SB_MA2	MEM B A<2>	61
68 61	MEM B DO<21>	AN29	SB_DQ21	SB_MA3	TP LPDDR3 RSVD3	61
68 61	MEM B DO<22>	AR28	SB_DQ22	SB_MA4	TP LPDDR3 RSVD4	61
68 61	MEM B DO<23>	AP28	SB_DQ23	CAA0	MEM B A<5>	61
68 61	MEM B DO<24>	AN26	SB_DQ24	CAA2	MEM B A<6>	61
68 61	MEM B DO<25>	AR26	SB_DQ25	CAA4	MEM B A<7>	61
68 61	MEM B DO<26>	AR25	SB_DQ26	CAA3	MEM B A<8>	61
68 61	MEM B DO<27>	AP25	SB_DQ27	CAA1	MEM B A<9>	61
68 61	MEM B DO<28>	AK26	SB_DQ28	CAB7	MEM B A<10>	61
68 61	MEM B DO<29>	AM26	SB_DQ29	CAA7	MEM B A<11>	61
68 61	MEM B DO<30>	AK25	SB_DQ30	CAA6	MEM B CAA<6>	20 24 61 68
68 61	MEM B DO<31>	AL25	SB_DQ31	CAB0	MEM B A<13>	61
68 61	MEM B DO<32>	AY23	SB_DQ32	CAA9	MEM B A<14>	61
68 61	MEM B DO<33>	AW23	SB_DQ33	CAA8	MEM B A<15>	61
68 61	MEM B DO<34>	AY21	SB_DQ34	SA_DQSN0	MEM B DOS N<0>	61 68
68 61	MEM B DO<35>	AW21	SB_DQ35	SA_DQSN1	MEM B DOS N<1>	61 68
68 61	MEM B DO<36>	AV23	SB_DQ36	SA_DQSN2	MEM B DOS N<2>	61 68
68 61	MEM B DO<37>	AU23	SB_DQ37	SA_DQSN3	MEM B DOS N<3>	61 68
68 61	MEM B DO<38>	AV21	SB_DQ38	SA_DQSN4	MEM B DOS N<4>	61 68
68 61	MEM B DO<39>	AU21	SB_DQ39	SA_DQSN5	MEM B DOS N<5>	61 68
68 61	MEM B DO<40>	AY19	SB_DQ40	SA_DQSN6	MEM B DOS N<6>	21 61 68
68 61	MEM B DO<41>	AW19	SB_DQ41	SA_DQSN7	MEM B DOS N<7>	61 68
68 61	MEM B DO<42>	AY17	SB_DQ42	SA_DQSP0	MEM B DOS P<0>	61 68
68 61	MEM B DO<43>	AW17	SB_DQ43	SA_DQSP1	MEM B DOS P<1>	61 68
68 61	MEM B DO<44>	AV19	SB_DQ44	SA_DQSP2	MEM B DOS P<2>	61 68
68 61	MEM B DO<45>	AU19	SB_DQ45	SA_DQSP3	MEM B DOS P<3>	61 68
68 61	MEM B DO<46>	AV17	SB_DQ46	SA_DQSP4	MEM B DOS P<4>	61 68
68 61	MEM B DO<47>	AU17	SB_DQ47	SA_DQSP5	MEM B DOS P<5>	61 68
68 61	MEM B DO<48>	AR21	SB_DQ48	SA_DQSP6	MEM B DOS P<6>	21 61 68
68 61	MEM B DO<49>	AR22	SB_DQ49	SA_DQSP7	MEM B DOS P<7>	61 68
68 61	MEM B DO<50>	AL21	SB_DQ50			
68 61	MEM B DO<51>	AM22	SB_DQ51			
68 61	MEM B DO<52>	AN22	SB_DQ52			
68 61	MEM B DO<53>	AP21	SB_DQ53			
68 61	MEM B DO<54>	AK21	SB_DQ54			
68 61	MEM B DO<55>	AK22	SB_DQ55			
68 61	MEM B DO<56>	AN20	SB_DQ56			
68 61	MEM B DO<57>	AR20	SB_DQ57			
68 61	MEM B DO<58>	AK18	SB_DQ58			
68 61	MEM B DO<59>	AL18	SB_DQ59			
68 61	MEM B DO<60>	AK20	SB_DQ60			
68 61	MEM B DO<61>	AM20	SB_DQ61			
68 61	MEM B DO<62>	AR18	SB_DQ62			
68 61	MEM B DO<63>	AP18	SB_DQ63			

www.laptop-schematics.com

SYNC MASTER=WILL_J43 SYNC DATE=09/13/2012

CPU DDR3/LPDDR3 Interfaces

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 7 OF 120
SHEET: 7 OF 73


HSW-ULT current estimates from Haswell Mobile ULT Processor EDS vol 1, doc #502406, v0.9.
 LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0.
 Note [1] current numbers from clarification email, from Srini, dated 9/10/2012 2:11pm.

D

C

B

A



CRITICAL OMIT TABLE		PPVCC S0 CPU	
U0500	HASWELL-ULT	VCC	C36
2C+GT2	BGA-TSP	VCC	C40
SYM 12 OF 19	HSW ULT POWER	VCC	C44
		VCC	C48
		VCC	C52
		VCC	C56
		VCC	E23
		VCC	E25
		VCC	E27
		VCC	E29
		VCC	E31
		VCC	E33
		VCC	E35
		VCC	E37
		VCC	E39
		VCC	E41
		VCC	E43
		VCC	E45
		VCC	E47
		VCC	E49
		VCC	E51
		VCC	E53
		VCC	E55
		VCC	E57
		VCC	F24
		VCC	F28
		VCC	F32
		VCC	F36
		VCC	F40
		VCC	F44
		VCC	F48
		VCC	F52
		VCC	F56
		VCC	G23
		VCC	G25
		VCC	G27
		VCC	G29
		VCC	G31
		VCC	G33
		VCC	G37
		VCC	G39
		VCC	G41
		VCC	G43
		VCC	G45
		VCC	G47
		VCC	G49
		VCC	G51
		VCC	G53
		VCC	G55
		VCC	G57
		VCC	H23
		VCC	J23
		VCC	K23
		VCC	K57
		VCC	L22
		VCC	M23
		VCC	M57
		VCC	P57
		VCC	U57
		VCC	W57


SYNC MASTER=J43 MLB		SYNC DATE=10/02/2012	
CPU/PCH POWER			
Apple Inc.		DRAWING NUMBER	SIZE
<SCH_NUM>		D	
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		8 OF 120	
SHEET		8 OF 73	

D

C

B

A



PAGE TITLE		DRAWING NUMBER		SIZE	
CPU/PCH GROUNDS		<SCH_NUM>		D	
Apple Inc.		REVISION		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		<BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		9 OF 120	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		9 OF 73	
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					

8

7

6

5

4

3

2


1

All Intel recommendations from Intel doc #503160 Shark Bay Ultrabook Platform Power Delivery Design Guide Rev 1.0 unless stated otherwise

CPU VCC Decoupling

Intel recommendation (Table 5-1): 23x 22uF 0805 stuff, 7x 22uF 0805 nostuff
Apple implementation : 18x 10uF 0402 mirrored stuff, 1x 470uF stuff, 50x 10uF mirrored no stuff, 50x 10uF single sided no stuff


62 60 50 40 8 PPVCC_S0_CPU




CPU VDDQ DECOUPLING

Intel recommendation (Table 5-4): 4x 2.2uF 0402, 6x 10uF 0603
Apple implementation : 4x 2.2uF 0402, 6x 10uF 0402, 2x 270uF B2 no stuff

40 PPVMEMIO_S0_CPU




SYNC MASTER=LABEL_J41		SYNC DATE=01/11/2013	
CPU Decoupling			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	10 OF 120
		SHEET	10 OF 73



LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0 as well as from clarification email, from Srinii, dated 9/10/2012 2:11pm.

SYNC MASTER=WILL J43		SYNC DATE=09/13/2012	
PCH Decoupling			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	12 OF 120
		SHEET	11 OF 73



www.laptop-schematics.com

www.laptop-schematics.com

SYNC MASTER=WILL J43 SYNC DATE=12/17/2012

PCH Audio/JTAG/SATA/CLK

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D

REVISION: <E4LABEL>


BRANCH: <BRANCH>

PAGE: 13 OF 120

SHEET: 12 OF 73


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

D




SLP_S0# can be driven high outside of S0
U1420 ensures signal will only be high in S0.

C



B

A




SYNC_MASTER=J43_MLB		SYNC_DATE=02/20/2013	
PCH PM/PCI/GFX			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	14 OF 120
		SHEET	13 OF 73

D
C
B
A

D
C
B
A

PCIe Port Assignments:


- Thunderbolt lane 0
- Thunderbolt lane 1
- Thunderbolt lane 2
- Thunderbolt lane 3
- AirPort
- Reserved: FireWire
- SD Card Reader (& Ethernet if combo)
- Camera



CRITICAL OMIT_TABLE



U0500 HASWELL-ULT 2C+GT2 BGA-TSE SYM 11 OF 19

PERN5_L0	F10	PERN5_L1	F8	PERN5_L2	H10	PERN5_L3	E6	PERN1/USB3RN2	G17	RSVD	AL3	AL3	AL3	AL3	AL3
PERP5_L0	E10	PERP5_L1	E8	PERP5_L2	G10	PERP5_L3	F6	PERP1/USB3RP2	F17	RSVD	AM10	AM10	AM10	AM10	AM10
PETN5_L0	C23	PETN5_L1	B23	PETN5_L2	B21	PETN5_L3	B22	PETN1/USB3TN2	C30	RSVD	AV3	AV3	AV3	AV3	AV3
PETP5_L0	C22	PETP5_L1	A23	PETP5_L2	C21	PETP5_L3	A21	PETP1/USB3TP2	C31	RSVD	OC1	OC1	OC1	OC1	OC1
										NCX	OC2	OC2	OC2	OC2	OC2
										NCX	OC3	OC3	OC3	OC3	OC3
										A27					
										B27					



USB Port Assignments:

- Ext A (LS/FS/HS)
- Ext B (LS/FS/HS)
- BT
- IR
- Trackpad
- Unused
- Reserved: Camera
- Reserved: SD (HS)
- USB3 Port Assignments:
- Ext A (SS)
- Ext B (SS)




CRITICAL OMIT_TABLE

U0500 HASWELL-ULT 2C+GT2 BGA-TSE SYM 7 OF 19

LAD0	AM12	LAD1	AM12	LAD2	AM12	LAD3	AM11	LFRAME*	AV12	SMBALERT*/GPIO11	AN2	PCH SMBALERT L	14
SPI_CLK (IPU)	AA3	SPI_CS0* (IPU)	Y7	SPI_CS1* (IPU)	Y4	SPI_CS2* (IPU)	AC2	SPI_MOSI (IPU/IPD)	AA2	SMBCLK	AP2	SMBUS_PCH_CLK	16 19 25 38 54 67
SPI_IO<2>	Y6	SPI_IO<3>	AF1	SMBDATA	AH1	SML0ALERT*/GPIO60	AL2	SML0CLK	AN1	SMBUS_PCH_DATA	AH1	SMBUS_PCH_DATA	16 19 25 38 54 67
				SML0DATA	AK1	SML1ALERT*/PCHHOT*/GPIO73	AU4	SML1CLK_GPI075	AU3	WOL_EN	AL2	WOL_EN	14 62
				SPI_MISO (IPU)	AA4	SML1DATA/GPI074	AH3	SML0DATA	AK1	SML_PCH_0_CLK	AN1	SML_PCH_0_CLK	38 67
				SPI_IO2 (IPU)	Y6	(IPU/IPD) CL_CLK	AF2	SML0DATA	AK1	SML_PCH_0_DATA	AK1	SML_PCH_0_DATA	38 67
				SPI_IO3 (IPU)	AF1	(IPU/IPD) CL_DATA	AD2	SML1ALERT#	AU4	PCH SML1ALERT L	AU4	PCH SML1ALERT L	37
						CL_RST*	AF4	SMBUS_SMC_1_SO_SDA	AH3	SMBUS_SMC_1_SO_SDA	AH3	SMBUS_SMC_1_SO_SDA	32 35 38 41 42 62 67 71
								(IPU/IPD) CL_DATA	AD2	NC CLINK_CLK	AF2	NC CLINK_CLK	62
								CL_RST*	AF4	NC CLINK_DATA	AD2	NC CLINK_DATA	62
										NC CLINK_RESET L	AF4	NC CLINK_RESET L	62

SML1ALERT# pull-up not provided on this page, may be wire-ORed into other signals. Otherwise, 100k pull-up to 3.3V SUS required.



SYNC MASTER=WILL_J43 SYNC DATE=09/13/2012

PAGE TITLE: PCH PCIe/USB/LPC/SPI/SMBus

DRAWING NUMBER: <SCH_NUM> D


REVISION: <E4LABEL>

BRANCH: <BRANCH>


PAGE: 15 OF 120

SHEET: 14 OF 73

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED




BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H



GPIO12:

CR: TBT_GO2SX_BIDIR, requires 100k pull-up to SUB

RR/FR: DPHDMIMUX_SEL_TBT, requires 100k pull-up to TBTLC




CRITICAL OMIT TABLE

U0500 HASWELL-ULT	2C+CT2 BGA-TSP	SYM 10 OF 19
BMBUSY*/GPIO76		
GPIO18		
LAN_PHY_PWR_CTRL/GPIO12		
GPIO15 (IPD-RSMRST#)		
GPIO16		
GPIO17		
GPIO24		
GPIO27 (IPD-DeepSx)		
GPIO28		
GPIO26		
GPIO56		
GPIO57		
GPIO58		
GPIO59		
GPIO44		
GPIO47		
GPIO48		
GPIO49		
GPIO50		
HSIOPC/GPIO71		
GPIO13		
GPIO14		
GPIO25		
GPIO45		
GPIO46		
GPIO9		
GPIO10		
DEVSLP0*/GPIO33		
SDIO_POWER_EN/GPIO70		
DEVSLP1*/GPIO38		
DEVSLP2*/GPIO39		
SPKR/GPIO81 (IPD-PLTRST#)		

THRMTRIP*	D60	PM THRMTRIP L	36 65
RCIN*/GPIO82	V4	TBT CIO PLUG EVENT	18 25
SERIRQ	T4	LPC SERIRO	15 35 44 62
PCH_OPI_COMP	AW15	PCH OPI_COMP	
RSVD	AF20	XNC	
RSVD	AB21	XNC	
GPIO103	R6	PCH GSPI0 CS L	15
GPIO104	L6	PCH GSPI0 CLK	15
GPIO105	N6	PCH GSPI0 MISO	15
GPIO106	L8	PCH GSPI0 MOSI	15
GPIO107	R7	TPAD SPI CS L	15 34
GPIO108	L5	TPAD SPI CLK	15 34 66
GPIO109	N7	TPAD SPI MISO	15 34 66
GPIO110	K2	TPAD SPI MOSI	15 34 66
GPIO111	J1	AP SOIX WAKE L	15 29
GPIO112	K3	HDMITBTMUX_FLAG L	15 62
GPIO113	J2	JTAG ISP TDO	15 18 25
GPIO114	G1	AP RESET L	
GPIO115	K4	PCH UART1 RXD	15
GPIO116	G2	PCH UART1 TXD	15
GPIO117	J3	PCH UART1 RTS L	15
GPIO118	J4	PCH UART1 CTS L	15
GPIO119	F2	PCH I2C0 SDA	15
GPIO120	F3	PCH I2C0 SCL	15
GPIO121	G4	PCH I2C1 SDA	15
GPIO122	F1	PCH I2C1 SCL	15
GPIO123	E3	TBT_POC_RESET L	27
GPIO124	F4	BT_PWRST L	15 62
GPIO125	D3	PCH STRP_TOPBLK_SWP L	37
GPIO126	E4	ENET MEDIA SENSE	15 62
GPIO127	C3	LCD_IRO L	15 62
GPIO128	E2	LCD_PSR_EN	15 62

Pull-up/down on chipset support page (depends on TBT controller)
 Cactus Ridge: Alias to TBT_CIO_PLUG_EVENT, requires pull-down.
 Redwood Ridge: Alias to TBT_CIO_PLUG_EVENT_L, requires pull-up (S0).



Pull-up on TBT page

Requires connection to SMC via 1K series R

PP3V3 S0	34 30 27 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
PCH GSPI0 CS L	R1660 100K 5% 1/20W MF 201
PCH GSPI0 CLK	R1661 100K 5% 1/20W MF 201
PCH GSPI0 MISO	R1662 100K 5% 1/20W MF 201
PCH GSPI0 MOSI	R1663 100K 5% 1/20W MF 201
TPAD SPI CS L	R1664 47K 5% 1/20W MF 201
TPAD SPI CLK	R1665 47K 5% 1/20W MF 201
TPAD SPI MISO	R1666 47K 5% 1/20W MF 201
TPAD SPI MOSI	R1667 47K 5% 1/20W MF 201
AP SOIX WAKE L	R1668 100K 5% 1/20W MF 201
HDMITBTMUX_FLAG L	R1669 100K 5% 1/20W MF 201
PCH UART1 RXD	R1672 100K 5% 1/20W MF 201
PCH UART1 TXD	R1673 100K 5% 1/20W MF 201
PCH UART1 RTS L	R1674 100K 5% 1/20W MF 201
PCH UART1 CTS L	R1675 100K 5% 1/20W MF 201
PCH I2C0 SDA	R1676 100K 5% 1/20W MF 201
PCH I2C0 SCL	R1677 100K 5% 1/20W MF 201
PCH I2C1 SDA	R1678 100K 5% 1/20W MF 201
PCH I2C1 SCL	R1679 100K 5% 1/20W MF 201

SYNC MASTER=WILL J43 SYNC DATE=01/14/2013

PAGE TITLE: PCH GPIO/MISC/LPIO

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 16 OF 120


SHEET: 15 OF 73

Extra BPM Testpoints

- 65 62 XDP BPM L<2> TP1802
- 65 62 XDP BPM L<3> TP1803
- 65 62 XDP BPM L<4> TP1804
- 65 62 XDP BPM L<5> TP1805
- 65 62 XDP BPM L<6> TP1806
- 65 62 XDP BPM L<7> TP1807

Merged (CPU/PCH) Micro2-XDP

NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.



PCH XDP Signals

These signals do not connect to XDP connector in this architecture, only accessible via Top-Side Probe. Nets are listed here to show XDP associations and to make clear what restrictions exist on PCH GPIOs when Top-Side Probe is used for PCH debug.

PCH/XDP Signals


- 18 11 XDP MLB_RAMCFG0 TP1870
- 33 16 XDP USB_EXT_A OC L MAKE_BASE=TRUE TP1873
- 63 59 16 XDP USB_EXT_B OC L MAKE_BASE=TRUE TP1874
- 14 XDP USB_EXT_C OC L TP1876
- 14 XDP USB_EXT_D OC L TP1877
- 63 16 18 XDP SDCONN_STATE_CHANGE L MAKE_BASE=TRUE TP1878
- 18 11 XDP MLB_RAMCFG1 TP1876
- 18 11 XDP MLB_RAMCFG2 TP1877
- 18 11 XDP MLB_RAMCFG3 TP1878

Non-XDP Signals

- 26 18 16 11 XDP JTAG_ISP_TCK TP1886
- 12 XDP SSD_PCIE3_SEL L R1881 1K TP1887
- 12 XDP SSD_PCIE2_SEL L R1882 1K
- 12 XDP SSD_PCIE1_SEL L R1883 1K
- 12 XDP SSD_PCIE0_SEL L R1884 1K
- 62 44 16 11 XDP LPCPLUS_GPIO TP1888
- 10 XDP PCH_GPIO17 TP1887
- 10 XDP PCH_GPIO76 TP1887
- 26 18 16 11 XDP JTAG_ISP_TDI TP1887

Unused & MLB_RAMCFGx GPIOs have TPs.
 USB Overcurrents are aliased, do not cause USB OC# events during PCH debug.
 SDCONN_STATE_CHANGE_L is aliased, do not plug/unplug SD Cards during PCH debug.
 JTAG_ISP (non-TMS) nets are aliased, do not attempt bit-banged JTAG during PCH debug.
 NOTE: Should force PCH GPIO47 high to ensure TBT router powered to avoid leakage/clamping of signals.
 SSD_PCIEx_SEL_L straps are connected via 1K to common net.
 LPCPLUS_GPIO is aliased, do not attempt use during PCH debug.

CPU JTAG Isolation



- 16 12 PCH_JTAGX R1899 1K
- 67 62 16 12 XDP_PCH_TDO R1890 51
- 67 62 16 12 XDP_PCH_TDI R1891 51
- 67 62 16 12 XDP_PCH_TMS R1892 51
- 67 62 16 12 XDP_PCH_TCK R1896 51
- 65 62 16 12 XDP_CPUPCH_TRST R1897 51

SYNC MASTER=WILL_J43 SYNC DATE=12/17/2012

CPU/PCH Merged XDP

Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	18 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	16 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

System RTC Power Source & 32kHz / 25MHz Clock Generator


Chipset uses 24MHz crystal, GreenCLK kept to save 1x 25MHz crystal & 1x 32kHz crystal

This looks a little ugly to support new and old parts. With GreenCLK Rev C pin 5 must receive S5 power (Stuff R2042)


PP3V42 G3H
Coin-Cell: VBAT (300-ohm & 10uF RC)
No Coin-Cell: 3.42V G3Hot
PP3V3 S5
Coin-Cell & G3Hot: 3.42V G3Hot
Coin-Cell & No G3Hot: 3.3V S5
No Coin-Cell: 3.3V S5

GreenCLK 25MHz Power Must be powered if any VDDIO is powered.


CAM XTAL Power
TBT XTAL Power




PCH 24MHz Crystal



PCH 24MHz Outputs




PCH Reset Button




Memory VTT Enable Level-Shifter

CPU output is on VDDQ rail (1.2V), TPS51916 has 1.8V Vih(min).




PCH ME Disable Strap




PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q1920 & 5V pull-up allows circuit to work regardless of HDA voltage.

VCCST (1.05V S0) PWRGD




PCH PWROK Generation




SYNC MASTER=J43 MLB1		SYNC DATE=01/09/2013	
Chipset Support			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	19 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	17 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Platform Reset Connections




GreenCLK 25MHz Power




DDC Pull-Ups

2.2k pull-ups are required by PCH to indicate active display interface. DP++ spec violation, should remove!





Thunderbolt Pull-up/downs




Power State Debug LEDs


(For development only)




TBT Aliases



RAM Configuration Straps



LPDDR3 Alias Support



SYNC MASTER=J43 MLB SYNC DATE=01/17/2013

Project Chipset Support

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 20 OF 120

SHEET: 18 OF 73

Page Notes

Power aliases required by this page:

- =PP3V3_S3_VREFMRGN
- =PPDDR_S3_MEMVREF

Signal aliases required by this page:


- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:

- DDRVREF_DAC - Stuffs DAC margining circuit.

CPU-Based Margining


FETs for CPU isolation during DAC margining



DAC-Based Margining


DAC sets voltage level, PCA9557 & FETs enable outputs and disables margining after platform reset.

OMIT



VRef Dividers

Always used, regardless of margining option.



	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG
DAC Channel:	A	B	C	C	D
PCA9557D Pin:	1	2	3	4	5
Nominal value	LPDDR3 (1.2V)		DDR3L (1.35V)		LPDDR3 (1.2V) DDR3L (1.35V)
Margined target:	0.300V - 0.900V (+/- 300mV)		0.337V - 1.013V (+/- 337.5mV)		1.200V (DAC: 0x5D) 1.343V (DAC: 0x68)
DAC range:	0.000V - 1.199V (0x00 - 0x5D)		0.000V - 1.354V (0x00 - 0x69)		0.000V - 2.397V (0x00 - 0xBA) 0.000V - 2.694V (0x00 - 0xD1)
Vref current:	+73uA - -73uA (- = sourced)		+82uA - -82uA (- = sourced)		+21uA - -21uA (- = sourced) +25uA - -25uA (- = sourced)
DAC step size:	6.36mV / step @ output		6.36mV / step @ output		4.28mV / step @ output 3.53mV / step @ output

NOTE: LPDDR3 assumes TPS51916 supply with 28.7k/57.6k divider
 DDR3L assumes TPS51916 supply with 19.6k/57.6k divider

SYNC MASTER=WILL_J43 SYNC DATE=02/04/2013


DDR3 VREF MARGINING

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


DRAWING NUMBER: <SCH_NUM> SIZE: D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 22 OF 120
 SHEET: 19 OF 73

LPDDR3 CHANNEL A (0-31)



SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE LPDDR3 DRAM Channel A (0-31)			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 23 OF 120		SHEET 20 OF 73	


LPDDR3 CHANNEL A (32-63)



PLACEMENT_NOTE:
10uF caps are shared between DRAM.
Distribute evenly.


SYNC MASTER=MASTER		SYNC DATE=MASTER	
LPDDR3 DRAM Channel A (32-63)			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	24 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	21 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

LPDDR3 CHANNEL B (0-31)




SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE LPDDR3 DRAM Channel B (0-31)			
DRAWING NUMBER Apple Inc.		REVISION <SCH_NUM>	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <BRANCH>	PAGE 25 OF 120
		SHEET 22 OF 73	

LPDDR3 CHANNEL B (32-63)





SYNC MASTER=MASTER		SYNC DATE=MASTER	
LPDDR3 DRAM Channel B (32-63)			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	26 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	23 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Intel recommends 55 Ohm for CMD/ADDR, 80 Ohm for CTRL/CKE, 38 Ohm for CLK



SYNC MASTER=J43 MLB		SYNC DATE=09/21/2012	
PAGE TITLE			
LPDDR3 DRAM Termination			
Apple Inc.	DRAWING NUMBER	<SCH_NUM>	SIZE
	REVISION	<E4LABEL>	D
NOTICE OF PROPRIETARY PROPERTY:			BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			PAGE
II NOT TO REPRODUCE OR COPY IT			27 OF 120
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			SHEET
IV ALL RIGHTS RESERVED			24 OF 73



SNK0 AC Coupling

DP TBTSNK0 ML C P<0>	C2820	DP TBTSNK0 ML P<0>	E14
DP TBTSNK0 ML C N<0>	C2821	DP TBTSNK0 ML N<0>	D13
DP TBTSNK0 ML C P<1>	C2822	DP TBTSNK0 ML P<1>	E16
DP TBTSNK0 ML C N<1>	C2823	DP TBTSNK0 ML N<1>	D15
DP TBTSNK0 ML C P<2>	C2824	DP TBTSNK0 ML P<2>	E18
DP TBTSNK0 ML C N<2>	C2825	DP TBTSNK0 ML N<2>	D17
DP TBTSNK0 ML C P<3>	C2826	DP TBTSNK0 ML P<3>	E20
DP TBTSNK0 ML C N<3>	C2827	DP TBTSNK0 ML N<3>	D19
DP TBTSNK0 AUXCH C P	C2828	DP TBTSNK0 AUXCH P	A6
DP TBTSNK0 AUXCH C N	C2829	DP TBTSNK0 AUXCH N	B5

SNK1 AC Coupling

DP TBTSNK1 ML C P<0>	C2830	DP TBTSNK1 ML P<0>	E6
DP TBTSNK1 ML C N<0>	C2831	DP TBTSNK1 ML N<0>	D5
DP TBTSNK1 ML C P<1>	C2832	DP TBTSNK1 ML P<1>	E8
DP TBTSNK1 ML C N<1>	C2833	DP TBTSNK1 ML N<1>	D7
DP TBTSNK1 ML C P<2>	C2834	DP TBTSNK1 ML P<2>	E10
DP TBTSNK1 ML C N<2>	C2835	DP TBTSNK1 ML N<2>	D9
DP TBTSNK1 ML C P<3>	C2836	DP TBTSNK1 ML P<3>	E12
DP TBTSNK1 ML C N<3>	C2837	DP TBTSNK1 ML N<3>	D11
DP TBTSNK1 AUXCH C P	C2838	DP TBTSNK1 AUXCH P	A4
DP TBTSNK1 AUXCH C N	C2839	DP TBTSNK1 AUXCH N	B3

CRITICAL

PCIE TBT R2D C P<0>	C2800	PCIE TBT R2D P<0>	AA9
PCIE TBT R2D C N<0>	C2801	PCIE TBT R2D N<0>	AA10
PCIE TBT R2D C P<1>	C2802	PCIE TBT R2D P<1>	AA12
PCIE TBT R2D C N<1>	C2803	PCIE TBT R2D N<1>	AA13
PCIE TBT R2D C P<2>	C2804	PCIE TBT R2D P<2>	AA15
PCIE TBT R2D C N<2>	C2805	PCIE TBT R2D N<2>	AA16
PCIE TBT R2D C P<3>	C2806	PCIE TBT R2D P<3>	AA18
PCIE TBT R2D C N<3>	C2807	PCIE TBT R2D N<3>	AA19

MISC

TBT PCIE RESET L	R6	PERST_N	PERP_0
TBT PWR ON POC RST L	J2	PWR_ON_POC_RSTN	PERN_0
TP TBT MONDC0	AD23	MONDC0	PERP_1
TP TBT MONDC1	AC24	MONDC1	PERN_1
TBT MONOBSP	W18	MONOBS_P	PERP_2
TBT MONOBSN	W16	MONOBS_N	PERN_2
TP TBT THERM DP	Y7	THERMDA	PERP_3
Use AA8 GND ball for THERM DN			PERN_3
TBT SPI MOSI	R4	EE_DI	
TBT SPI MISO	P5	EE_DO	
TBT SPI CS L	AD3	EE_CS_N	
TBT SPI CLK	W4	EE_CLK	

PORTS

TBT A R2D C P<0>	G24	PA_CIO0_TX_P/DP_SRC_0_P	PORT0
TBT A R2D C N<0>	E24	PA_CIO0_TX_N/DP_SRC_0_N	PORT0
TBT A D2R P<0>	G22	PB_CIO0_RX_P	PORT2
TBT A D2R N<0>	E22	PB_CIO0_RX_N	PORT2
TBT A CONFIG1 BUF	K1	PB_CONFIG1/CIO_2_LSEO	PORT3
TBT A CONFIG2 RC	G4	PB_CONFIG2/CIO_2_LSEO	PORT3
TBT A R2D C P<1>	L24	PA_CIO1_TX_P/DP_SRC_2_P	PORT1
TBT A R2D C N<1>	J24	PA_CIO1_TX_N/DP_SRC_2_N	PORT1
TBT A D2R P<1>	L22	PA_CIO1_RX_P	PORT1
TBT A D2R N<1>	J22	PA_CIO1_RX_N	PORT1
TBT A LSTX	N2	PA_LSTX/CIO_1_LSEO	PORT1
TBT A LSRX	J6	PA_LSRX/CIO_1_LSEO	PORT1
DP TBTPA ML C P<1>	A16	PA_DPSRC_1_P	PORT1
DP TBTPA ML C N<1>	B17	PA_DPSRC_1_N	PORT1
DP TBTPA ML C P<3>	A18	PA_DPSRC_3_P	PORT1
DP TBTPA ML C N<3>	B19	PA_DPSRC_3_N	PORT1
DP TBTPA AUXCH C P	F3	PA_AUX_P	PORT1
DP TBTPA AUXCH C N	F1	PA_AUX_N	PORT1
DP TBTPA HPD	H1	PA_DPSRC_HPD	PORT1
TBT A HV EN	G2	GPIO_0/PA_HV_EN/BYP0	PORT1
TBT A CIO SEL	M3	GPIO_10/PA_CIO_SEL/BYP1	PORT1
TBT A DP PWRDN	H3	GPIO_12/PA_DP_PWRDN/BYP2	PORT1

CRITICAL

OMIT_TABLE	U2800	CACTUSRIDGE4C	FCBGA
(SYM 1 OF 2)			

PCIE GEN2

PCIE TBT D2R C P<0>	C2840	PCIE TBT D2R P<0>	AA7
PCIE TBT D2R C N<0>	C2841	PCIE TBT D2R N<0>	AA8
PCIE TBT D2R C P<1>	C2842	PCIE TBT D2R P<1>	AA9
PCIE TBT D2R C N<1>	C2843	PCIE TBT D2R N<1>	AA10
PCIE TBT D2R C P<2>	C2844	PCIE TBT D2R P<2>	AA13
PCIE TBT D2R C N<2>	C2845	PCIE TBT D2R N<2>	AA15
PCIE TBT D2R C P<3>	C2846	PCIE TBT D2R P<3>	AA18
PCIE TBT D2R C N<3>	C2847	PCIE TBT D2R N<3>	AA19

DISPLAYPORT


DP TBTSRC ML CP<3>	A14	TP DP TBTSRC ML CP<3>	B5
DP TBTSRC ML CN<3>	B15	TP DP TBTSRC ML CN<3>	B13
DP TBTSRC ML CP<2>	A12	TP DP TBTSRC ML CP<2>	B11
DP TBTSRC ML CN<2>	B13	TP DP TBTSRC ML CN<2>	B9
DP TBTSRC ML CP<1>	A10	NC DP TBTSRC ML CP<1>	B11
DP TBTSRC ML CN<1>	B11	NC DP TBTSRC ML CN<1>	B9
DP TBTSRC ML CP<0>	A8	TP DP TBTSRC ML CP<0>	C2
DP TBTSRC ML CN<0>	B9	TP DP TBTSRC ML CN<0>	D3
DP TBTSRC ML CP<0>	A8	NC DP TBTSRC ML CP<0>	C2
DP TBTSRC ML CN<0>	B9	NC DP TBTSRC ML CN<0>	D3
DP TBTSRC ML CP<0>	A8	TP DP TBTSRC ML CP<0>	C2
DP TBTSRC ML CN<0>	B9	TP DP TBTSRC ML CN<0>	D3

PORTS

GPIO_2/GO2SX	Y1	TBT GO2SX BIDIR	W2
(FORCE_PWR) GPIO_3	W2	TBT PWR EN	J4
GPIO_4/WAKE_N_OD	J4	SMC PME S4 DARK L	AA2
GPIO_5/CIO_PLUGIN_EVENT	AA2	TBT CIO_PLUGIN_EVENT	AB1
GPIO_6/CIO_SDA_OD	AB1	SMBUS PCH DATA	AC3
GPIO_7/CIO_SCL_OD	AC3	SMBUS PCH CLK	M5
GPIO_8/EN_CIO_PWR_OD*	P2	(TBT_EN_CIO_PWR_L)	T3
GPIO_9/OK2GO2SX_OD*	T3	TBT GPIO 9	T5
GPIO_14	T5	TBT GPIO 14	M3
GPIO_15	V5	TBT DDC XBAR EN L	M5
PB_CIO2_TX_P/DP_SRC_0_P	R24	NC TBT B R2D CP<0>	W24
PB_CIO2_TX_N/DP_SRC_0_N	N24	NC TBT B R2D CN<0>	U24
PB_CIO2_RX_P	R22	NC TBT B D2RP<0>	W22
PB_CIO2_RX_N	N22	NC TBT B D2RN<0>	U22
PB_CONFIG1/CIO_2_LSEO	P1	TBT B CONFIG1 BUF	L6
PB_CONFIG2/CIO_2_LSEO	H5	TBT B CONFIG2 RC	G6
PB_CIO3_TX_P/DP_SRC_2_P	W24	NC TBT B R2D CP<1>	W24
PB_CIO3_TX_N/DP_SRC_2_N	U24	NC TBT B R2D CN<1>	U24
PB_CIO3_RX_P	W22	NC TBT B D2RP<1>	W22
PB_CIO3_RX_N	U22	NC TBT B D2RN<1>	U22
PB_LSTX/CIO_3_LSEO	L6	NC TBT B LSTX	L6
PB_LSRX/CIO_3_LSEO	G6	TBT B LSRX	G6
PB_DPSRC_1_P	A20	DP TBTPB ML C P<1>	D1
PB_DPSRC_1_N	B21	DP TBTPB ML C N<1>	E2
PB_DPSRC_3_P	A22	DP TBTPB ML C P<3>	K3
PB_DPSRC_3_N	B23	DP TBTPB ML C N<3>	K3
PB_AUX_P	D1	NC DP TBTPB AUXCH CP	M1
PB_AUX_N	E2	NC DP TBTPB AUXCH CN	L2
PB_DPSRC_HPD	K3	DP TBTPB HPD	L4
GPIO_1/PA_HV_EN/BYP0	M1	TBT B HV EN	L2
GPIO_10/PA_CIO_SEL/BYP1	L2	TBT B CIO_SEL	L4
GPIO_12/PA_DP_PWRDN/BYP2	L4	TBT B DP_PWRDN	L4
GPIO_13/PB_DP_PWRDN/BYP2	L4	TBT B DP_PWRDN	L4

NOTE: The following pins require testpoints:

0 - GPIO_13	8 - GPIO_15
1 - GPIO_1	9 - GPIO_11
2 - GPIO_2	10 - GPIO_14
3 - GPIO_3	11 - GPIO_0
4 - GPIO_5	12 - GPIO_12
5 - PCIE_RST_1_N	13 - GPIO_10
6 - PCIE_RST_2_N	14 - PB_LSTX
7 - PCIE_RST_3_N	15 - PB_LSRX



SYNC MASTER=WILL J43 SYNC DATE=01/29/2013

Thunderbolt Host (1 of 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH NUM>
REVISION: <E4LABEL>
PAGE: 28 OF 120
SHEET: 25 OF 73

For unused port, pull CONFIG1, CONFIG2, LSRX, HPD and CIO_SEL low (10k). All other port signals can be NC.


Page Notes

Power aliases required by this page:
 - =PPVIN_SW_TBTBST (8-13V Boost Input)
 - =PP15V_TBT_REG (15V Boost Output)
 - =PP3V3_TBT_P3V3TBTFTET (3.3V FET Input)
 - =PP3V3_TBT_FET (3.3V FET Output)
 - =PP3V3_S0_TBTTPWRCTL
 - =PP1V05_TBT_P1V05TBTFTET (1.05V FET Input)
 - =PP1V05_TBT_FET (1.05V FET Output)


Signal aliases required by this page:
 - =TBT_CLKREQ_L
 - =TBT_RESET_L

BOM options provided by this page:
 (NONE)


TBT 15V Boost Regulator




Supervisor & CLKREQ# Isolation




TBT "POC" Power-up Reset




3.3V TBT "LC" Switch



1.05V TBT "LC" Switch



1.05V TBT "CIO" Switch



SYNC MASTER=WILL J43 SYNC DATE=12/17/2012

TBT Power Support


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	<SCH_NUM>	SIZE	D
REVISION	<E4LABEL>	BRANCH	<BRANCH>
PAGE	30	OF	120
SHEET	27	OF	73

3.3V/HV Power MUX


V3P3 must be S4 to support wake from Thunderbolt device attach.




For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3210,R3213		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3211,R3214		TBTHV:P12V

Nominal Min Max
IHVS0/S3 1120mA 1090mA 1170mA (12W minimum)



Thunderbolt Connector A




SYNC MASTER=J43 MLB SYNC DATE=09/04/2012

Thunderbolt Connector A

Apple Inc.

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 32 OF 120
 SHEET: 28 OF 73

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED



3.3V WLAN Switch

Part	TPS22924C
Type	Load Switch
R(on)	18.5 mOhm Typ
@ 2.5V	25.8 mOhm Max


AIRPORT

Supervisor & CLKREQ# Isolation
Delay = 130 ms +/- 20%

PCie Wake Muxing

BLUETOOTH

SYNC MASTER=J43 MLB		SYNC DATE=10/02/2012	
PAGE TITLE			
Wireless Connector		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	35 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	29 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	



www.laptop-schematics.com

www.laptop-schematics.com


www.laptop-schematics.com

PCIE SSD R2D C N<3>	C3710	1	2	GND VOID=TRUE	10% 16V X5R-CERM 0201	PCIE SSD R2D N<3>	TRUE 11	53
PCIE SSD R2D C P<3>	C3711	1	2	GND VOID=TRUE	10% 16V X5R-CERM 0201	PCIE SSD R2D P<3>	TRUE 12	52
PCIE SSD R2D C N<2>	C3712	1	2	GND VOID=TRUE	10% 16V X5R-CERM 0201	PCIE SSD R2D N<2>	TRUE 14	50
PCIE SSD R2D C P<2>	C3713	1	2	GND VOID=TRUE	10% 16V X5R-CERM 0201	PCIE SSD R2D P<2>	TRUE 15	49
PCIE SSD R2D C N<1>	C3714	1	2	GND VOID=TRUE	10% 16V X5R-CERM 0201	PCIE SSD R2D N<1>	TRUE 18	47
PCIE SSD R2D C P<1>	C3715	1	2	GND VOID=TRUE	10% 16V X5R-CERM 0201	PCIE SSD R2D P<1>	TRUE 19	46
PCIE SSD R2D C N<0>	C3716	1	2	GND VOID=TRUE	10% 16V X5R-CERM 0201	PCIE SSD R2D N<0>	TRUE 21	45
PCIE SSD R2D C P<0>	C3717	1	2	GND VOID=TRUE	10% 16V X5R-CERM 0201	PCIE SSD R2D P<0>	TRUE 22	44


Per Intel PDG, use PCIe style decoupling, when muxing PCIe & SATA

PCIe polarity inversion and lane reversal are only permitted on the device side, provided the device PHY supports it.


SYNC MASTER=J43 MLB		SYNC DATE=02/20/2013	
SSD Connector			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	37 OF 120
		SHEET	30 OF 73



PAGE TITLE		SYNC DATE=01/09/2013	
Camera 1 of 2		DRAWING NUMBER	SIZE
Apple Inc.		<SCH NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	39 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	31 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	



CAMERA SENSOR




PAGE TITLE		DRAWING NUMBER	
Camera 2 of 2		<SCH_NUM> D	
Apple Inc.		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		40 OF 120	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		32 OF 73	



www.laptop-schematics.com

Right USB Port A

USB Port Power Switch




Mojo SMC Debug Mux



APN: 514-0819


SYNC MASTER=J43 MLB		SYNC DATE=02/20/2013	
External A USB3 Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	46 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	33 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

IPD Flex Connector



CRITICAL
518S0884
J4800
TF13BS-20S-0.4SH
F-RT-SM-1

SYNC MASTER=J43 MLB		SYNC DATE=01/17/2013	
IPD Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	48 OF 120
		SHEET	34 OF 73
<p>NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED</p>			



NOTE:
SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.


NOTE:
Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

SYNC MASTER=WILL J43		SYNC DATE=12/17/2012	
SMC			
Apple Inc.		DRAWING NUMBER	SIZE
<SCH_NUM>		<E4LABEL>	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	50 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	35 OF 73
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

SMC Reset "Button", Supervisor & AVREF Supply




Debug Power "Buttons"




SMC Crystal Circuit

SMC USB Clock require these crystal values: 5, 6, 8, 10, 12, 16, 18, 20, 24, 25 MHz



SMC12 PECl Support



SYNC MASTER=WILL J43		SYNC DATE=12/17/2012	
SMC Shared Support			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		<SCH_NUM>	D
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		REVISION	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		<E4LABEL>	
II NOT TO REPRODUCE OR COPY IT		BRANCH	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		<BRANCH>	
IV ALL RIGHTS RESERVED		PAGE	51 OF 120
		SHEET	36 OF 73

D

D

C

C

B

B

A

A

```


39 37 35 SMC_HS_COMPUTING_ISENSE SMC_HS_COMPUTING_ISENSE 35 37 39
40 37 35 SMC_PBUS_VSENSE == SMC_PBUS_VSENSE 35 37 40
39 37 35 SMC_BMON_ISENSE == SMC_BMON_ISENSE 35 37 39
39 37 35 SMC_DCIN_ISENSE == SMC_DCIN_ISENSE 35 37 39
40 37 35 SMC_DCIN_VSENSE == SMC_DCIN_VSENSE 35 37 40
41 37 35 SMC_BMON_DISCRETE_ISENSE SMC_BMON_DISCRETE_ISENSE 35 37 41
40 37 35 SMC_CPU_ISENSE == SMC_CPU_ISENSE 35 37 40
39 37 35 SMC_OTHER_HI_ISENSE == SMC_OTHER_HI_ISENSE 35 37 39
41 37 35 SMC_PANEL_ISENSE == SMC_PANEL_ISENSE 35 37 41
39 37 35 SMC_1V2S3_ISENSE == SMC_1V2S3_ISENSE 35 37 39
39 37 35 SMC_LCDBKLT_ISENSE == SMC_LCDBKLT_ISENSE 35 37 39
40 37 35 SMC_P3V3S5_ISENSE == SMC_P3V3S5_ISENSE 35 37 40
39 37 35 SMC_WLAN_ISENSE == SMC_WLAN_ISENSE 35 37 39
39 37 35 SMC_SSD_ISENSE == SMC_SSD_ISENSE 35 37 39
39 37 35 SMC_P3V3S0_ISENSE == SMC_P3V3S0_ISENSE 35 37 39
39 37 35 SMC_CAMERA_ISENSE == SMC_CAMERA_ISENSE 35 37 39
NC SMC_ADC16 == SD alias on page 103
40 37 35 SMC_P1V05S0_VSENSE == SMC_P1V05S0_VSENSE 35 37 40
40 37 35 SMC_CPUDDR_ISENSE == SMC_CPUDDR_ISENSE 35 37 40
40 37 35 SMC_P1V05S0_ISENSE == SMC_P1V05S0_ISENSE 35 37 40
40 37 35 SMC_CPU_VSENSE == SMC_CPU_VSENSE 35 37 40
41 37 35 SMC_CPUVR_ADJUST_ISENSE SMC_CPUVR_ADJUST_ISENSE 35 37 41
41 37 35 SMC_CPU_IMON_ISENSE == SMC_CPU_IMON_ISENSE 35 37 41
62 39 37 36 29 PP3V3_WLAN == PP3V3_WLAN 29 36 37 39 62

```





```

56 40 37 35 SMC_SENSOR_PWR_EN == SMC_SENSOR_PWR_EN 35 37 40 56
37 35 29 SMC_WIFI_PWR_EN == SMC_WIFI_PWR_EN 29 35 37
37 35 TP_SMC_5VSW_PWR_EN == TP_SMC_5VSW_PWR_EN 35 37


```



Top-Block Swap



SYNC_MASTER=J43_MLB		SYNC_DATE=02/20/2013	
SMC Project Support			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<SCH_NUM> D
		BRANCH	<E4LABEL>
		PAGE	52 OF 120
		SHEET	37 OF 73



LYNX POINT LP S0 SMBus "0" Connections

SMC "0" SMBus S0 Connections

SMC "5" SMBus G3H Connections

LYNX POINT LP S0 "SMLink 0" Connections

SMC S0 "1" SMBus Connections

LYNX POINT LP S0 "SMLink 1" Connections

SMC "2" SMBus S3 Connections

SMC "3" SMBus S0 Connections

(* = Multiple options)

	J43	J41
Internal DP	Samsung LGD	Samsung LGD ADO
Analogix T-con - (Write: 0x7B/0x87 Read: 0x7C/0x88)	N Y * Y *	
Parade T-con - (0x10-0x1F or 0x30-0x3F)	Y N * N *	
DVR - (Write: 0x4E Read: 0x4F)	Y Y Y Y N	

SYNC MASTER=J43 MLB SYNC DATE=09/28/2012

SMBus Connections


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
53 OF 120	
SHEET	
38 OF 73	


ICOR : COMPUTING High Side Current Sense

EDP Current : 12A
MAX Vdiff : 24 mV
GAIN : 100X




IOOR : OTHER High Side Current Sense

EDP Current : 10.75A
MAX Vdiff : 53.75 mV
GAIN : 50X




IROC : 3.3V S0 FET Current Sense

EDP Current : 1.02A
MAX Vdiff : 3.06 mV
GAIN : 1000X




IS2C : 3.3V Camera Current Sense

EDP Current : 0.82A
MAX Vdiff : 16.36 mV
GAIN : 200X




CHARGER BMON High Side Current Sense

ISL6259 Gain: 36x
Scale: 2.78A / V
Max Vout: 3.3V at 9.167A
EDP Current: 310A




DC-IN (AMON) Current Sense

Sense R is R7120, 20mOhm
ISL6259 Gain: 20x
Max Vout: 1.4V at 8.25A
Scale: 2.5A / V
EDP Current: 3.5A




IM3C : DDR 1V2 Current Sense (LPDDR + CPUDDR)

EDP Current : 7.57A
MAX Vdiff : 15.14 mV
GAIN : 200X
SENSE R : R7450 0.002R




IAPC : AirPort Current Sense

EDP Current : 1.00A
MAX Vdiff : 25 mV
GAIN : 100X




ISDC : SSD Current Sense

EDP Current : 3.00A
MAX Vdiff : 15 mV
GAIN : 200X



IBLC : LCD Backlight Driver Input Current Sense

EDP Current : 0.67A
MAX Vdiff : 0.06 mV
GAIN : 500X



Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5455		CPU_HS_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5465		DRAM_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5475		AIRPORT_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5485		SSD_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5495		LCDBKLT_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5433		OTHER_HS_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5425		CAM_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5445		3V3S0_ISNS:NO

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
107S0248	1	RES,SENSE,0.003OHM,1W,4-TERM,1%,0612,TFT	R5480	CRITICAL	

SYNC MASTER=SID J41 SYNC DATE=02/26/2013

High Side Current Sensing

Apple Inc.


Apple logo

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH NUM>
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 54 OF 120
SHEET: 39 OF 73


VP0R: PBUS Voltage Sense Enable & Filter




VD0R: DC-In Voltage Sense Enable & Filter




CPU Vcore Voltage Sense / Filter




1.05V Voltage Sense / Filter




IC1C: 1.05V S0 CURRENT SENSE / FILTER




ICS0 : CPU VCore Load Side Current Sense



IM0C : CPU DDR Current Sense



IR5C : 3.3 S5 REG Current Sense



Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5541		CPUVR_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5561		P1V05_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5595		P3V3S5_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5575		CPUDDR_ISNS:NO

Voltage & Load Side Current Sensing

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

SYNC MASTER=SID_J41 SYNC DATE=02/26/2013

DRAWING NUMBER: <SCH_NUM> D

REVISION: <E4LABEL>


BRANCH: <BRANCH>

PAGE: 55 OF 120


SHEET: 40 OF 73

ICS3 : Adjustable Gain CPU VR Current

Sense Pins gain stage for U5800 (EMC1704)




ILDC : LCD Panel Current Sense / Filter




In battery discharge scenario negative voltage will be present on IN+/- pins with INA output voltage decreasing from 3.3V with increasing discharge current.

With 100mA battery current, Will have 10.2mV difference going into sense pins of U5800. This will set the minimum current threshold at 0.100mA


VR IMON Current Sense Filter



Discrete High side Current threshold



BMON : Discrete BMON Current Sense / Filter



Vref = 0.406mV Vth = 0.442 = 1A from Battery
Vtl = 0.290mv = 0.687A from battery
Hysteresis TBD based on RC value changes

CHGR_CSO_R_P/N are swapped on purpose to measure power into the system

Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5675		PANEL_ISNS:NO

SYNC MASTER=SID_J41 SYNC DATE=02/26/2013


Debug Sensors 1

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 56 OF 120
SHEET: 41 OF 73


CPU Proximity, Inlet ,DDR and BMON THR Sensor



TBT,MLB Bottom Proximity Sensors



TBT, MLBBOT and TBD Temp Sensor




SYNC MASTER=J43 MLB		SYNC DATE=02/20/2013	
Thermal Sensors			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	58 OF 120
		SHEET	42 OF 73

FAN CONNECTOR



www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com



SYNC MASTER=J43 MLB		SYNC DATE=09/13/2012	
PAGE TITLE			
Fan			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	60 OF 120
		SHEET	43 OF 73



8

7

6

5

4

3

2

1


SPEAKER AMPLIFIERS

APN:353S2888

SPEAKER LOWPASS 80 HZ < FC < 132 HZ

GAIN 6DB

Right Speaker Connector



www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

SYNC MASTER=J43 MLB		SYNC DATE=09/04/2012	
PAGE TITLE Audio: Speaker Amp			
Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION <E4LABEL>	BRANCH <BRANCH>
		PAGE 64 OF 120	SHEET 45 OF 73

8

7

6

5

4

3

2


1

www.laptop-schematics.com


www.laptop-schematics.com

www.laptop-schematics.com

Hall Effect Sensor




11"-Specific Battery Connector



SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE Battery Connector & Hall Effect			
Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <BRANCH>	PAGE 69 OF 120
		SHEET 46 OF 73	


MLB to LIO Power Cable Connector

CRITICAL
J7000
WTB-PWR-M82
M-RT-SM




Input impedance of 68K meets sparkitecture requirements for detection of B121 (16.5V)

CRITICAL
Q7010
SI5419DU
POWERPAK



3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC Vref generator




Vout = 3.425V
300mA Max Output
(Switcher limit)

$$V_{out} = 1.25V * (1 + R_a / R_b)$$


SYNC MASTER=143_MLB		SYNC DATE=09/13/2012	
DC-In & G3H Supply			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	70 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	47 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=J43 MLB		SYNC DATE=09/14/2012	
PAGE TITLE			
PBus Supply & Battery Charger			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION			
<E4LABEL>			
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		71 OF 120	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		48 OF 73	



SYNC MASTER=J43 MLB		SYNC DATE=10/09/2012	
CPU VR12.6 VCC Regulator IC			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	72 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	49 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




Additional Input Bulk Caps

CRITICAL	CRITICAL	CRITICAL	CRITICAL	CRITICAL	CRITICAL	CRITICAL	CRITICAL
C7370	C7371	C7372	C7373	C7374	C7375	C7376	C7377
1000pF-0.0230mm	1000pF-0.0230mm	1000pF-0.0230mm	1000pF-0.0230mm	1000pF-0.0230mm	1000pF-0.0230mm	1000pF-0.0230mm	1000pF-0.0230mm
200	200	200	200	200	200	200	200
11V	11V	11V	11V	11V	11V	11V	11V
TANT-POLY	TANT-POLY	TANT-POLY	TANT-POLY	TANT-POLY	TANT-POLY	TANT-POLY	TANT-POLY
CASE-B2S-1	CASE-B2S-1	CASE-B2S-1	CASE-B2S-1	CASE-B2S-1	CASE-B2S-1	CASE-B2S-1	CASE-B2S-1

Vout = 1.85V max
 32A max output
 f = 700kHz


SYNC MASTER=J43 MLB		SYNC DATE=09/21/2012	
CPU VR12.5 VCC Power Stage			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	73 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	50 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

www.laptop-schematics.com



www.laptop-schematics.com

SYNC MASTER=J43 MLB		SYNC DATE=09/17/2012	
PAGE TITLE			
LPDDR3 Supply			
DRAWING NUMBER		SIZE	
Apple Inc.		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
74 OF 120		51 OF 73	




SKIPSEL Strap
 VREF2 | Auto Skip (Higher Efficiency)
 VREG3 | OOA Auto Skip (Lower Efficiency)



SYNC MASTER=J43 MLB		SYNC DATE=10/02/2012	
PAGE TITLE 5V S4RS3 / 3.3V S5 Power Supply			
Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION <E4LABEL>	BRANCH <BRANCH>
		PAGE 75 OF 120	SHEET 52 OF 73

1.05V S0 Regulator

www.laptop-schematics.com




SYNC MASTER=J43 MLB		SYNC DATE=09/10/2012	
PAGE TITLE			
1.05V S0 Power Supply			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
76 OF 120		53 OF 73	




SYNC MASTER=J43 MLB		SYNC DATE=09/13/2012	
LCD/KBD Backlight Driver			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	77 OF 120
		SHEET	54 OF 73

1.05V SUS LDO


Cougar Point requires JTAG pull-ups to be powered at 1.05V when SUS suspend well is active. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.



1.8V S3 REGULATOR



1.5V S0 LDO





SYNC MASTER=J43 MLB		SYNC DATE=10/04/2012	
PAGE TITLE			
Misc Power Supplies			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	78 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	55 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

1.5V S0 Audio Switch

Loading specs per J41/43_PowerBudget_Riviera_rev0.99e




3.3V SUS Switch



1.05V PCH HSIO Switch


3.3V S4 Switch

3.3V SSD Switch




HSIO has turn-on requirement of <0.1V/uS ramp rate and <65uS from EN to 95% (1.05V)

3.3V S3 Switch






3.3V S0 Switch




5V S0 Switch

3.3V Sensor Switch




SYNC MASTER=J43 MLB		SYNC DATE=10/04/2012	
Power FETs			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	80 OF 120
		SHEET	56 OF 73


S5 Enables




Standby Enables




S3 Enables



S5 Power Good




SSD Enable




Mobile System Power State Table

State	SMC_ADAPTER_EN	SMC_PM_S3_ENABLE	SMC_S4_WAKE_SRC_EN	PM_STS_EN	PM_SLP_S3_L	PM_SLP_S4_L	PM_SLP_S5_L
Run (S0)	X	1	1	1	1	1	1
Sleep (S3AC)	1	1	1	1	1	1	0
Sleep (S3)	0	1	1	1	1	1	0
Deep Sleep (S4AC)	1	1	1	0	0	0	0
Deep Sleep (S4)	0	1	1	0	0	0	0
Deep Sleep (S5AC)	1	1	0	0	0	0	0
Deep Sleep (S5)	0	1	0	0	0	0	0
Battery Off (S3BnAC)	toggle 3Hz	0	0	0	0	0	0
Battery Off (S3Bn)	1	0	0	0	0	0	0


S0 Rail PGOOD (BJT Version)




1.5V Codec Enable




S0 Enables




3.3V SUS Detect




CHGR VFRQ Generation



S0 Rail PGOOD Circuitry (ISL version used for development)



SUS Enables



SYNC MASTER=J43 MLB SYNC DATE=09/16/2012

Power Control

Apple Inc.

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 81 OF 120
 SHEET: 57 OF 73

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

www.laptop-schematics.com


www.laptop-schematics.com

www.laptop-schematics.com

LCD Connector

Internal DP Connector: 518S0829


CRITICAL
J8300
20525-130E-01
P-RT-SM



SYNC MASTER=J43 MLB		SYNC DATE=09/11/2012	
Internal DisplayPort Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	83 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	58 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


www.laptop-schematics.com

LIO Connector 516S1036 (HIROSE 3.0mm RCPT)



www.laptop-schematics.com

SYNC_MASTER=CLEAN_J41		SYNC_DATE=11/13/2012	
LIO Connector			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	95 OF 120
		SHEET	59 OF 73



SYNC MASTER=WILL J43		SYNC DATE=12/17/2012	
PAGE TITLE		DRAWING NUMBER	
Power Aliases		<SCH_NUM> D	
Apple Inc.		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		100 OF 120	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		60 OF 73	

8

7

6

5

4

3

2

1

LPDDR3 Command/Address

Memory Bit/Byte Swizzle

LPDDR3 Command/Address	MAKE_BASE	MEM A	MEM B
=MEM A A<5>	TRUE	MEM A CAA<0>	
=MEM A A<9>	TRUE	MEM A CAA<1>	
=MEM A A<6>	TRUE	MEM A CAA<2>	
=MEM A A<8>	TRUE	MEM A CAA<3>	
=MEM A A<7>	TRUE	MEM A CAA<4>	
=MEM A BA<2>	TRUE	MEM A CAA<5>	
MEM A CAA<6>	TRUE	MEM A CAA<6>	
=MEM A A<11>	TRUE	MEM A CAA<7>	
=MEM A A<15>	TRUE	MEM A CAA<8>	
=MEM A A<14>	TRUE	MEM A CAA<9>	
=MEM A A<13>	TRUE	MEM A CAB<0>	
=MEM A CAS L	TRUE	MEM A CAB<1>	
=MEM A WE L	TRUE	MEM A CAB<2>	
=MEM A RAS L	TRUE	MEM A CAB<3>	
=MEM A BA<0>	TRUE	MEM A CAB<4>	
=MEM A A<2>	TRUE	MEM A CAB<5>	
MEM A CAB<6>	TRUE	MEM A CAB<6>	
=MEM A A<10>	TRUE	MEM A CAB<7>	
=MEM A A<1>	TRUE	MEM A CAB<8>	
=MEM A A<0>	TRUE	MEM A CAB<9>	
MEM A ODT<0>	TRUE	MEM A ODT<0>	
TP LPDDR3 RSVD1	TRUE	TP LPDDR3 RSVD1	
TP LPDDR3 RSVD2	TRUE	TP LPDDR3 RSVD2	
=MEM B A<5>	TRUE	MEM B CAA<0>	
=MEM B A<9>	TRUE	MEM B CAA<1>	
=MEM B A<6>	TRUE	MEM B CAA<2>	
=MEM B A<8>	TRUE	MEM B CAA<3>	
=MEM B A<7>	TRUE	MEM B CAA<4>	
=MEM B BA<2>	TRUE	MEM B CAA<5>	
MEM B CAA<6>	TRUE	MEM B CAA<6>	
=MEM B A<11>	TRUE	MEM B CAA<7>	
=MEM B A<15>	TRUE	MEM B CAA<8>	
=MEM B A<14>	TRUE	MEM B CAA<9>	
=MEM B A<13>	TRUE	MEM B CAB<0>	
=MEM B CAS L	TRUE	MEM B CAB<1>	
=MEM B WE L	TRUE	MEM B CAB<2>	
=MEM B RAS L	TRUE	MEM B CAB<3>	
=MEM B BA<0>	TRUE	MEM B CAB<4>	
=MEM B A<2>	TRUE	MEM B CAB<5>	
MEM B CAB<6>	TRUE	MEM B CAB<6>	
=MEM B A<10>	TRUE	MEM B CAB<7>	
=MEM B A<1>	TRUE	MEM B CAB<8>	
=MEM B A<0>	TRUE	MEM B CAB<9>	
MEM B ODT<0>	TRUE	MEM B ODT<0>	
TP LPDDR3 RSVD3	TRUE	TP LPDDR3 RSVD3	
TP LPDDR3 RSVD4	TRUE	TP LPDDR3 RSVD4	

MEM A	MEM B
=MEM A DO<0>	MEM A DO<9>
=MEM A DO<1>	MEM A DO<12>
=MEM A DO<2>	MEM A DO<10>
=MEM A DO<3>	MEM A DO<11>
=MEM A DO<4>	MEM A DO<8>
=MEM A DO<5>	MEM A DO<13>
=MEM A DO<6>	MEM A DO<14>
=MEM A DO<7>	MEM A DO<15>
=MEM A DO<8>	MEM A DO<0>
=MEM A DO<9>	MEM A DO<1>
=MEM A DO<10>	MEM A DO<2>
=MEM A DO<11>	MEM A DO<7>
=MEM A DO<12>	MEM A DO<4>
=MEM A DO<13>	MEM A DO<5>
=MEM A DO<14>	MEM A DO<3>
=MEM A DO<15>	MEM A DO<6>
=MEM A DO<16>	MEM A DO<29>
=MEM A DO<17>	MEM A DO<28>
=MEM A DO<18>	MEM A DO<27>
=MEM A DO<19>	MEM A DO<31>
=MEM A DO<20>	MEM A DO<24>
=MEM A DO<21>	MEM A DO<25>
=MEM A DO<22>	MEM A DO<26>
=MEM A DO<23>	MEM A DO<30>
=MEM A DO<24>	MEM A DO<18>
=MEM A DO<25>	MEM A DO<21>
=MEM A DO<26>	MEM A DO<16>
=MEM A DO<27>	MEM A DO<23>
=MEM A DO<28>	MEM A DO<20>
=MEM A DO<29>	MEM A DO<19>
=MEM A DO<30>	MEM A DO<22>
=MEM A DO<31>	MEM A DO<17>
=MEM A DO<32>	MEM A DO<41>
=MEM A DO<33>	MEM A DO<44>
=MEM A DO<34>	MEM A DO<46>
=MEM A DO<35>	MEM A DO<47>
=MEM A DO<36>	MEM A DO<40>
=MEM A DO<37>	MEM A DO<45>
=MEM A DO<38>	MEM A DO<42>
=MEM A DO<39>	MEM A DO<43>
=MEM A DO<40>	MEM A DO<36>
=MEM A DO<41>	MEM A DO<37>
=MEM A DO<42>	MEM A DO<34>
=MEM A DO<43>	MEM A DO<39>
=MEM A DO<44>	MEM A DO<32>
=MEM A DO<45>	MEM A DO<33>
=MEM A DO<46>	MEM A DO<35>
=MEM A DO<47>	MEM A DO<38>
=MEM A DO<48>	MEM A DO<52>
=MEM A DO<49>	MEM A DO<51>
=MEM A DO<50>	MEM A DO<48>
=MEM A DO<51>	MEM A DO<49>
=MEM A DO<52>	MEM A DO<53>
=MEM A DO<53>	MEM A DO<50>
=MEM A DO<54>	MEM A DO<54>
=MEM A DO<55>	MEM A DO<55>
=MEM A DO<56>	MEM A DO<58>
=MEM A DO<57>	MEM A DO<62>
=MEM A DO<58>	MEM A DO<60>
=MEM A DO<59>	MEM A DO<61>
=MEM A DO<60>	MEM A DO<59>
=MEM A DO<61>	MEM A DO<63>
=MEM A DO<62>	MEM A DO<57>
=MEM A DO<63>	MEM A DO<56>

MEM B	MEM B
=MEM B DO<0>	MEM B DO<12>
=MEM B DO<1>	MEM B DO<9>
=MEM B DO<2>	MEM B DO<10>
=MEM B DO<3>	MEM B DO<11>
=MEM B DO<4>	MEM B DO<13>
=MEM B DO<5>	MEM B DO<8>
=MEM B DO<6>	MEM B DO<14>
=MEM B DO<7>	MEM B DO<15>
=MEM B DO<8>	MEM B DO<0>
=MEM B DO<9>	MEM B DO<1>
=MEM B DO<10>	MEM B DO<2>
=MEM B DO<11>	MEM B DO<7>
=MEM B DO<12>	MEM B DO<4>
=MEM B DO<13>	MEM B DO<5>
=MEM B DO<14>	MEM B DO<6>
=MEM B DO<15>	MEM B DO<3>
=MEM B DO<16>	MEM B DO<28>
=MEM B DO<17>	MEM B DO<29>
=MEM B DO<18>	MEM B DO<30>
=MEM B DO<19>	MEM B DO<27>
=MEM B DO<20>	MEM B DO<24>
=MEM B DO<21>	MEM B DO<25>
=MEM B DO<22>	MEM B DO<31>
=MEM B DO<23>	MEM B DO<26>
=MEM B DO<24>	MEM B DO<20>
=MEM B DO<25>	MEM B DO<16>
=MEM B DO<26>	MEM B DO<23>
=MEM B DO<27>	MEM B DO<22>
=MEM B DO<28>	MEM B DO<21>
=MEM B DO<29>	MEM B DO<17>
=MEM B DO<30>	MEM B DO<18>
=MEM B DO<31>	MEM B DO<19>
=MEM B DO<32>	MEM B DO<44>
=MEM B DO<33>	MEM B DO<41>
=MEM B DO<34>	MEM B DO<42>
=MEM B DO<35>	MEM B DO<43>
=MEM B DO<36>	MEM B DO<45>
=MEM B DO<37>	MEM B DO<40>
=MEM B DO<38>	MEM B DO<46>
=MEM B DO<39>	MEM B DO<47>
MEM B DO<32>	MEM B DO<32>
=MEM B DO<41>	MEM B DO<33>
=MEM B DO<42>	MEM B DO<34>
=MEM B DO<43>	MEM B DO<39>
=MEM B DO<44>	MEM B DO<36>
=MEM B DO<45>	MEM B DO<37>
=MEM B DO<46>	MEM B DO<38>
=MEM B DO<47>	MEM B DO<35>
=MEM B DO<48>	MEM B DO<57>
=MEM B DO<49>	MEM B DO<56>
=MEM B DO<50>	MEM B DO<60>
=MEM B DO<51>	MEM B DO<59>
=MEM B DO<52>	MEM B DO<63>
=MEM B DO<53>	MEM B DO<62>
=MEM B DO<54>	MEM B DO<58>
=MEM B DO<55>	MEM B DO<61>
=MEM B DO<56>	MEM B DO<49>
=MEM B DO<57>	MEM B DO<51>
=MEM B DO<58>	MEM B DO<48>
=MEM B DO<59>	MEM B DO<53>
=MEM B DO<60>	MEM B DO<52>
=MEM B DO<61>	MEM B DO<55>
=MEM B DO<62>	MEM B DO<50>
=MEM B DO<63>	MEM B DO<54>

MEM A	MEM A
=MEM A DOS P<0>	MEM A DOS P<1>
=MEM A DOS N<0>	MEM A DOS N<1>
=MEM A DOS P<1>	MEM A DOS P<0>
=MEM A DOS N<1>	MEM A DOS N<0>
=MEM A DOS P<2>	MEM A DOS P<3>
=MEM A DOS N<2>	MEM A DOS N<3>
=MEM A DOS P<3>	MEM A DOS P<2>
=MEM A DOS N<3>	MEM A DOS N<2>
=MEM A DOS P<4>	MEM A DOS P<5>
=MEM A DOS N<4>	MEM A DOS N<5>
=MEM A DOS P<5>	MEM A DOS P<4>
=MEM A DOS N<5>	MEM A DOS N<4>
MEM A DOS P<6>	MEM A DOS P<6>
MEM A DOS N<6>	MEM A DOS N<6>
=MEM A DOS P<7>	MEM A DOS P<7>
=MEM A DOS N<7>	MEM A DOS N<7>

MEM B	MEM B
=MEM B DOS P<0>	MEM B DOS P<1>
=MEM B DOS N<0>	MEM B DOS N<1>
=MEM B DOS P<1>	MEM B DOS P<0>
=MEM B DOS N<1>	MEM B DOS N<0>
=MEM B DOS P<2>	MEM B DOS P<3>
=MEM B DOS N<2>	MEM B DOS N<3>
=MEM B DOS P<3>	MEM B DOS P<2>
=MEM B DOS N<3>	MEM B DOS N<2>
=MEM B DOS P<4>	MEM B DOS P<5>
=MEM B DOS N<4>	MEM B DOS N<5>
=MEM B DOS P<5>	MEM B DOS P<4>
=MEM B DOS N<5>	MEM B DOS N<4>
MEM B DOS P<6>	MEM B DOS P<6>
MEM B DOS N<6>	MEM B DOS N<6>

D
C
B
A

D
C
B
A

8

7

6

5

4

3

2

1

SYNC MASTER=MASTER		SYNC DATE=MASTER	
Signal Aliases			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	102 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	61 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Functional Test Points

NO_TEST Nets

J3501: AirPort / BT Connector
FUNC_TEST
TRUE PP3V3 WLAN (Need 6 TPs)
TRUE WIFI EVENT L
TRUE PCIE AP R2D N
TRUE PCIE AP R2D P
TRUE PCIE CLK100M AP N
TRUE PCIE CLK100M AP P
TRUE PCIE AP D2R P
TRUE PCIE AP D2R N
TRUE PCIE WAKE L
TRUE AP RESET CONN L
TRUE AP CLKREQ O L
TRUE USB BT CONN P
TRUE USB BT CONN N
TRUE PP3V3 S4
(Need to add 8 GND TPs)

J6000: Fan Connector
FUNC_TEST
TRUE PP5V S0
TRUE FAN RT TACH
TRUE FAN RT PWM
(Need to add 1 GND TP)

Misc Voltages & Control Signals
FUNC_TEST
TRUE PPBUS G3H
TRUE PPVIN S4SW TBTBST FET
TRUE PPBUS S5 HS COMPUTING ISNS
TRUE PPDGIN G3H
TRUE PP3V42 G3H
TRUE PPVRTC G3H
TRUE PP3V3 S5
TRUE PP3V3 SUS
TRUE PP3V3 S3
TRUE PP3V3 S0
TRUE PP3V3 S0SW SSD
TRUE PP1V5 S0
TRUE PP1V05 S0
TRUE PP15V TBT
TRUE PP3V3 TBTLC
TRUE PP1V05 TBTLC
TRUE PPVCC S0 CPU
TRUE PP1V05 TBTCLIO
TRUE PPBUS S5 HS OTHER ISNS
TRUE PPDGIN G3H ISOL
TRUE PP3V3 S4
(Need to add 27 GND TPs)

J4800: IPD Flex Connector
FUNC_TEST
TRUE SMC L1D
TRUE TPAD SPI MISO R
TRUE USB TPAD P
TRUE USB TPAD N
TRUE TPAD SPI CLK R
TRUE TPAD WAKE L
TRUE TPAD SPI MOSI R
TRUE PP3V3 S4 IPD
TRUE TPAD SPI CS R L
TRUE TPAD SPI IF EN CONN
TRUE TPAD SPI INT S4 WAKE L CONN
TRUE PP5V S4 IPD
TRUE TPAD USB IF EN CONN
TRUE SMBUS SMC 3 SDA
TRUE SMBUS SMC 3 SCL
TRUE SMC LSOC RST L
TRUE PP3V42 G3H
TRUE SMC ONOFF L
(Need to add 5 GND TPs)

J7000: DC-In Connector
FUNC_TEST
TRUE PPDGIN G3H (Need 4 TPs)
TRUE PP5V S4RS3 (Need 3 TPs)
(Need to add 5 GND TPs)

J6404: Speaker Connector
FUNC_TEST
TRUE SPKRAMP ROUT P
TRUE SPKRAMP ROUT N
(Need to add 3 GND TPs)

J6950: Battery Connector
FUNC_TEST
TRUE PPVBAT G3H CONN (Need 4 TPs)
TRUE SMBUS SMC 5 G3 SCL
TRUE SMBUS SMC 5 G3 SDA
TRUE SYS DETECT L
(Need to add 4 GND TPs near J7050 and 1 for shield)

J8300: Internal DP Connector
FUNC_TEST
TRUE PPHV S0SW LDCBKL T (Need 2 TPs)
TRUE LED RETURN 6
TRUE LED RETURN 5
TRUE LED RETURN 4
TRUE LED RETURN 3
TRUE LED RETURN 2
TRUE LED RETURN 1
TRUE DP INT HPD CONN
TRUE I2C TCON SDA R
TRUE I2C TCON SCL R
TRUE PP3V3 S0SW LCD UF (Need 2 TPs)
TRUE DP INT AUX CH C N
TRUE DP INT AUX CH C P
TRUE DP INT ML P<0>
TRUE DP INT ML N<0>
(Need to add 5 GND TPs)

J7715: KB BKLT Connector
FUNC_TEST
TRUE KBDLED ANODE
TRUE KBDLED FB
(Need to add 2 GND TPs)

J1800: XDP Connector (Only a subset are needed for FCT HVM test fixture)
FUNC_TEST
TRUE XDP CPU TCK
TRUE XDP PCH TCK
TRUE XDP CPU TDI
TRUE XDP CPU TDO
TRUE XDP CPUPCH TRST L
TRUE XDP CPU TMS
TRUE XDP PCH TMS
TRUE XDP PCH TDI
TRUE XDP PCH TDO
TRUE XDP CPU PREQ L
TRUE XDP CPU PRDY L
TRUE XDP CPU VCCST PWRGD
TRUE PM RSMRST L
TRUE XDP SYS PWROK
TRUE PM SYSRST L
TRUE CPU CFG<3>
TRUE PP1V05 S0
(Need to add 2 GND TPs)

J3700: SSD Connector
FUNC_TEST
TRUE PP3V3 S0SW SSD FLT (Need 5 TPs)
TRUE PCIE SSD R2D N<3..0>
TRUE PCIE SSD R2D P<3..0>
TRUE PP3V3 S0
TRUE SSD RESET CONN L
TRUE SSD CLKREQ CONN L
TRUE SMC OOB1 R2D CONN L
TRUE SMC OOB1 D2R CONN L
TRUE SSD PCIE SEL L
TRUE SSD DEVS L P
TRUE SSD PWRFAIL WARN L
TRUE SSD PWR EN
TRUE PCIE SSD D2R N<3..0>
TRUE PCIE SSD D2R P<3..0>
TRUE PCIE CLK100M SSD N
TRUE PCIE CLK100M SSD P
(Need to add 6 GND TPs)

J4002: Camera Connector
FUNC_TEST
TRUE MIPI CLK CONN N
TRUE MIPI CLK CONN P
TRUE CAM SENSOR WAKE L CONN
TRUE MIPI DATA CONN N
TRUE MIPI DATA CONN P
TRUE SMBUS SMC 1 S0 SDA
TRUE SMBUS SMC 1 S0 SCL
TRUE I2C CAM SCK
TRUE I2C CAM SDA
TRUE PP5V S3RS0 ALSCAM F (Need 1 TPD TPs)
(Need to add 1 TPD GND TPs)

J6100: LPC+SPI Connector
FUNC_TEST
TRUE PP3V42 G3H
TRUE PP5V S0
TRUE LPC CLK24M LPCPLUS
TRUE LPC AD<3..0>
TRUE SPI ALT MOSI
TRUE XDP LPCPLUS GPIO
TRUE LPCPLUS RESET L
TRUE SMC TDO
TRUE TP SMC TRST L
TRUE TP SMC MD1
TRUE SMC TX L
TRUE SPI ALT MISO
TRUE LPC FRAME L
TRUE SPIROM USE MLB
TRUE PM CLKRUN L
TRUE SPI ALT CLK
TRUE SPI ALT CS L
TRUE LPC SERIRQ
TRUE LPC PWRDWN L
TRUE SMC TDI
TRUE SMC TCK
TRUE SMC RESET L
TRUE SMC ROMBOOT
TRUE SMC RX L
TRUE SMC TMS
(Need to add 6 GND TPs)

NO_TEST MAKE_BASE
TRUE TRUE NC PCIE CLK100M SDP
TRUE TRUE NC PCIE CLK100M SDN
TRUE TRUE NC PCIE CLK100M FWP
TRUE TRUE NC PCIE CLK100M FWN
TRUE TRUE NC PCIE FW D2RP
TRUE TRUE NC PCIE FW D2RN
TRUE TRUE NC PCIE FW R2D CP
TRUE TRUE NC PCIE FW R2D CN
TRUE TRUE NC USB IRP
TRUE TRUE NC USB IRN
TRUE TRUE NC USB CAMERAP
TRUE TRUE NC USB CAMERAN
TRUE TRUE NC USB SDP
TRUE TRUE NC USB SDN
TRUE TRUE NC INT ML C P<3..1>
TRUE TRUE NC INT ML CN<3..1>
TRUE TRUE NC HDA SDIN1
TRUE TRUE NC PCI PME L
TRUE TRUE NC CLINK CLK
TRUE TRUE NC CLINK DATA
TRUE TRUE NC CLINK RESET L
TRUE TRUE NC SMC SYS LED
TRUE TRUE NC IR RX OUT RC
TRUE TRUE NC USB SMC P
TRUE TRUE NC USB SMCN
TRUE TRUE NC SMC GFX OVERTEMP
TRUE TRUE NC SMC GFX THROTTLE L
TRUE TRUE NC SMC FAN 1 CTL
TRUE TRUE NC SMC FAN 1 TACH
TRUE TRUE NC SMC FAN 5 CTL
TRUE TRUE NC ENET ASF GPIO
TRUE TRUE NC SMC MPM5 LED PWR
TRUE TRUE NC SMC MPM5 LED CHG
TRUE TRUE NC SMC T25 EN L
TRUE TRUE NC SMC DP HPD L
TRUE TRUE NC SMBUS SMC 4 ASF SCL
TRUE TRUE NC SMBUS SMC 4 ASF SDA
TRUE TRUE NC BDV BKL PWM
TRUE TRUE NC TBT B R2D C P<1..0>
TRUE TRUE NC TBT B R2D CN<1..0>
TRUE TRUE NC TBT B D2R P<1..0>
TRUE TRUE NC TBT B D2RN<1..0>
TRUE TRUE NC TBT B LSTX
TRUE TRUE NC DP TBTBP ML CP<3..1:2>
TRUE TRUE NC DP TBTBP ML CN<3..1:2>
TRUE TRUE NC DP TBTBP AUXCH CP
TRUE TRUE NC DP TBTBP AUXCH CN
TRUE TRUE NC DP TBTSRC ML CP<3>
TRUE TRUE NC DP TBTSRC ML CN<3>
TRUE TRUE NC DP TBTSRC ML CP<2>
TRUE TRUE NC DP TBTSRC ML CN<2>
TRUE TRUE NC DP TBTSRC ML CP<1>
TRUE TRUE NC DP TBTSRC ML CN<1>
TRUE TRUE NC DP TBTSRC ML CP<0>
TRUE TRUE NC DP TBTSRC ML CN<0>
TRUE TRUE NC DP TBTSRC AUXCH CP
TRUE TRUE NC DP TBTSRC AUXCH CN

Unused nets with offpage
(Nets with offpages not used on this project)

HDD PWR EN
WOL EN
BT PWRRST L
HDMITBTMUX FLAG L
FW PWR EN
FW PME L
ENET MEDIA SENSE
LCD PSR EN
LCD IRO L
ODD PWR EN L
ENET LOW PWR
AUD IP PERIPHERAL DET
AUD I2C INT L
AUD IPHS SWITCH EN

Func Test / No Test
Apple Inc.
NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED
DRAWING NUMBER: <SCH_NUM>
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 104 OF 120
SHEET: 62 OF 73

NO_TEST Nets

```

NO_TEST
MAKE_BASE
66 63 14 NC USB3RPCIE SD D2RP == TRUE TRUE NC USB3RPCIE SD D2RP 14 63 66
66 63 14 NC USB3RPCIE SD D2RN == TRUE TRUE NC USB3RPCIE SD D2RN 14 63 66
66 63 14 NC USB3RPCIE SD R2D_CP == TRUE TRUE NC USB3RPCIE SD R2D_CP 14 63 66 CPU/PCH
66 63 14 NC USB3RPCIE SD R2D_CN == TRUE TRUE NC USB3RPCIE SD R2D_CN 14 63 66
63 37 35 NC SMC_ADC16 == TRUE TRUE NC SMC_ADC16 37 37 35 SMC

```

www.laptop-schematics.com

Power Aliases

```

63 62 60 56 59 38 34 19 18 15 PP3V3_S3 == PP3V3_S3 15 18 19 34 38 56 60 62 63

```

Functional Test Points

J9500: LIO Connector

```

FUNC_TEST
TRUE AUD_PWR_EN 13 57 59
TRUE PP5V_S0_ALT_AUD_LDO_EN 59
TRUE SPKRAMP_SHDN_L 45 59
TRUE PP1V5_S0SW_AUDIO 56 59
TRUE PP3V3_S0 60 62 72
TRUE SPKRAMP_INNR_N 8 11 12 13 15 17 18 27 30 34 36
45 59 72
TRUE SPKRAMP_INNR_P 45 59 72
TRUE USB3_EXTB_D2R_RC_N 59 63 66
TRUE USB3_EXTB_D2R_RC_P 59 63 66
TRUE USB_EXTB_N 14 59 66
TRUE USB_EXTB_P 14 59 66
TRUE USB3_EXTB_R2D_N 59 63 66
TRUE USB3_EXTB_R2D_P 59 63 66
TRUE PP3V42_G3H 17 20 23 24 25 26 38 44 46 47
48 57 59 60 62 63
TRUE SMBUS_SMC_2_S3_SCL 25 28 59 71
TRUE SMBUS_SMC_2_S3_SDA 35 38 59 71
TRUE SYS_ONEWIRE 35 59
TRUE SMC_BC_ACOK 35 36 48 59
TRUE XDP_USB_EXTB_OC_L 14 16 59
TRUE USB_PWR_EN 33 57 59
TRUE FINSTACKSNS_ALERT_L 37 59

TRUE HDA_SYNC 12 59 67
TRUE HDA_RST_L 12 59 67
TRUE HDA_SDOUT 12 59 67
TRUE HDA_SDINO 12 59 67
TRUE HDA_BIT_CLK 12 59 67
(Need to add 5 GND TPs)

```

www.laptop-schematics.com

J6955: HALL EFFECT Connector

```

FUNC_TEST
TRUE SMC_LID_R 46
TRUE PP3V42_G3H 17 20 23 24 25 26 38 44 46 47
48 57 59 60 62 63

```

www.laptop-schematics.com

Bead Probes

```

66 59 14 USB3_EXTB_D2R_N --CTD SM BEAD-PROBE BPA511
66 59 14 USB3_EXTB_D2R_P --CTD SM BEAD-PROBE BPA510
66 63 59 USB3_EXTB_D2R_RC_N --CTD SM BEAD-PROBE BPA520
66 63 59 USB3_EXTB_D2R_RC_P --CTD SM BEAD-PROBE BPA521
66 59 14 USB3_EXTB_R2D_C_N --CTD SM BEAD-PROBE BPA513
66 59 14 USB3_EXTB_R2D_C_P --CTD SM BEAD-PROBE BPA512
66 63 59 USB3_EXTB_R2D_N --CTD SM BEAD-PROBE BPA523
66 63 59 USB3_EXTB_R2D_P --CTD SM BEAD-PROBE BPA522

```

Unused nets with offpage

(Nets with offpages not used on this project)

```

SD_RESET_L 15
XDP_SDCONN_STATE_CHANGE_L 15 16
SD_PWR_EN 15

```

SYNC MASTER=MASTER		SYNC DATE=MASTER	
Project FCT/NC/Aliases			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
105 OF 120		63 OF 73	

J41/J43 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS			BOARD UNITS (MIL. OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA, MEM_TERM			MM	16.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	TOP, BOTTOM	Y	=50_OHM_SE	=50_OHM_SE			
DEFAULT	ISL2, ISL11	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL3, ISL10	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL4, ISL9	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	*	N	100 MM	100 MM	10 MM	0 MM	0 MM
STANDARD	*	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT

Single-ended Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.310 MM			
27P4_OHM_SE	ISL2, ISL11	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	ISL3, ISL10	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	ISL4, ISL9	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35_OHM_SE	TOP, BOTTOM	Y	0.195 MM	0.195 MM			
35_OHM_SE	ISL2, ISL11	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL3, ISL10	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL4, ISL9	Y	0.125 MM	0.125 MM			
35_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.170 MM	0.170 MM			
40_OHM_SE	ISL2, ISL11	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL3, ISL10	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL4, ISL9	Y	0.099 MM	0.099 MM			
40_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.135 MM	0.135 MM			
45_OHM_SE	ISL2, ISL11	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL3, ISL10	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL4, ISL9	Y	0.080 MM	0.080 MM			
45_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.110 MM			
50_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Differential Pair Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	TOP, BOTTOM	Y	0.165 MM	0.165 MM		0.110 MM	0.110 MM
70_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.105 MM		0.100 MM	0.100 MM
70_OHM_DIFF	ISL3, ISL10	Y	0.105 MM	0.105 MM		0.100 MM	0.100 MM
70_OHM_DIFF	ISL4, ISL9	Y	0.110 MM	0.110 MM		0.095 MM	0.095 MM
70_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	TOP, BOTTOM	Y	0.132 MM	0.132 MM		0.130 MM	0.130 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL3, ISL10	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL4, ISL9	Y	0.088 MM	0.088 MM		0.110 MM	0.110 MM
80_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.115 MM		0.200 MM	0.200 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.070 MM	0.070 MM		0.180 MM	0.180 MM
90_OHM_DIFF	ISL3, ISL10	Y	0.070 MM	0.070 MM		0.180 MM	0.180 MM
90_OHM_DIFF	ISL4, ISL9	Y	0.076 MM	0.076 MM		0.180 MM	0.180 MM
90_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Spacing Constraints

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.100 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1x_DIELECTRIC	TOP, BOTTOM	0.071 MM	?
1x_DIELECTRIC	ISL3, ISL10	0.053 MM	?
1x_DIELECTRIC	ISL4, ISL9	0.050 MM	?
1x_DIELECTRIC	*	0.090 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P075MM	*	0.075 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P075MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	BGA	P070MM_BGA

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
P070MM_BGA	*			0.070 MM	5 MM		0.075 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
73_OHM_DIFF	TOP, BOTTOM	Y	0.165 MM	0.165 MM		0.150 MM	0.150 MM
73_OHM_DIFF	ISL2, ISL11	Y	0.106 MM	0.106 MM		0.150 MM	0.150 MM
73_OHM_DIFF	ISL3, ISL10	Y	0.106 MM	0.106 MM		0.150 MM	0.150 MM
73_OHM_DIFF	ISL4, ISL9	Y	0.110 MM	0.110 MM		0.150 MM	0.150 MM
73_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	TOP, BOTTOM	Y	0.120 MM	0.120 MM		0.150 MM	0.150 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.078 MM	0.078 MM		0.160 MM	0.160 MM
85_OHM_DIFF	ISL3, ISL10	Y	0.078 MM	0.078 MM		0.160 MM	0.160 MM
85_OHM_DIFF	ISL4, ISL9	Y	0.082 MM	0.082 MM		0.140 MM	0.140 MM
85_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

SYNC MASTER=J43 MLB SYNC DATE=10/24/2012

PCB Rule Definitions

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 110 OF 120

SHEET: 64 OF 73

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	0.100 MM	0.100 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_AGTL	*	=STANDARD	?

Note: CPU_8MIL and CPU_ITP can be converted back to TABLE_SPACING_RULE once rdar://10308147 is resolved

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_8MIL	*	*	CPU_8MIL_2ANY

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_8MIL_2ANY	*	8 MIL	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_ITP	*	*	CPU_ITP_2ANY

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_ITP_2ANY	*	=4x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	CPU_COMP	*	CPU_COMP_2SELF
CPU_COMP	*	*	CPU_COMP_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_COMP_2SELF	TOP,BOTTOM	=6x_DIELECTRIC	?
CPU_COMP_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_COMP_2SELF	*	=4x_DIELECTRIC	?
CPU_COMP_2OTHER	*	=6x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_VCCSENSE	CPU_VCCSENSE	*	CPU_VCCSENSE_2SELF
CPU_VCCSENSE	*	*	CPU_VCCSENSE_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_VCCSENSE	CPU_VCCSENSE	*	CPU_VCCSENSE_2SELF
CPU_VCCSENSE	*	*	CPU_VCCSENSE_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_VCCSENSE_2SELF	TOP,BOTTOM	=6x_DIELECTRIC	?
CPU_VCCSENSE_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_VCCSENSE_2SELF	*	=4x_DIELECTRIC	?
CPU_VCCSENSE_2OTHER	*	=6x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_VCCSENSE_2SELF	*	=4x_DIELECTRIC	?
CPU_VCCSENSE_2OTHER	*	=6x_DIELECTRIC	?

PCI-Express Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
CLK_PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

PCIe Clock Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	CLK_PCIE	*	CLK_PCIE_2SELF
CLK_PCIE	*	*	CLK_PCIE_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCIE_2SELF	TOP,BOTTOM	=6x_DIELECTRIC	?
CLK_PCIE_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCIE_2SELF	*	=4x_DIELECTRIC	?
CLK_PCIE_2OTHER	*	=6x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCIE_2SELF	*	=4x_DIELECTRIC	?
CLK_PCIE_2OTHER	*	=6x_DIELECTRIC	?

CPU PCIe Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_CPU_TX	PCIE_CPU_TX	*	PCIE_TX2TX
PCIE_CPU_RX	PCIE_CPU_RX	*	PCIE_RX2RX
PCIE_CPU_TX	*_CPU_TX	*	PCIE_TX2OTHERTX
PCIE_CPU_RX	*_CPU_RX	*	PCIE_RX2OTHERRX
PCIE_CPU_TX	*_CPU_RX	*	PCIE_TX2RX
PCIE_CPU_RX	*_CPU_TX	*	PCIE_RX2TX
PCIE_CPU_TX	*_TX	*	PCIE_2OTHERHS
PCIE_CPU_RX	*_TX	*	PCIE_2OTHERHS
PCIE_CPU_TX	*_RX	*	PCIE_2OTHERHS
PCIE_CPU_RX	*_RX	*	PCIE_2OTHERHS
PCIE_CPU_TX	*	*	PCIE_2OTHER
PCIE_CPU_RX	*	*	PCIE_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_TX2TX	TOP,BOTTOM	=5x_DIELECTRIC	?
PCIE_RX2RX	TOP,BOTTOM	=5x_DIELECTRIC	?
PCIE_TX2OTHERTX	TOP,BOTTOM	=5x_DIELECTRIC	?
PCIE_RX2OTHERRX	TOP,BOTTOM	=5x_DIELECTRIC	?
PCIE_TX2RX	TOP,BOTTOM	=7x_DIELECTRIC	?
PCIE_RX2TX	TOP,BOTTOM	=7x_DIELECTRIC	?
PCIE_2OTHERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
PCIE_2OTHER	TOP,BOTTOM	=5x_DIELECTRIC	?

PCH PCIe Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_PCH_TX	PCIE_PCH_TX	*	PCIE_TX2TX
PCIE_PCH_RX	PCIE_PCH_RX	*	PCIE_RX2RX
PCIE_PCH_TX	*_PCH_TX	*	PCIE_TX2OTHERTX
PCIE_PCH_RX	*_PCH_RX	*	PCIE_RX2OTHERRX
PCIE_PCH_TX	*_PCH_RX	*	PCIE_TX2RX
PCIE_PCH_RX	*_PCH_TX	*	PCIE_RX2TX
PCIE_PCH_TX	*_TX	*	PCIE_2OTHERHS
PCIE_PCH_RX	*_TX	*	PCIE_2OTHERHS
PCIE_PCH_TX	*_RX	*	PCIE_2OTHERHS
PCIE_PCH_RX	*_RX	*	PCIE_2OTHERHS
PCIE_PCH_TX	*	*	PCIE_2OTHER
PCIE_PCH_RX	*	*	PCIE_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_TX2TX	*	=2.5x_DIELECTRIC	?
PCIE_RX2RX	*	=2.5x_DIELECTRIC	?
PCIE_TX2OTHERTX	*	=4x_DIELECTRIC	?
PCIE_RX2OTHERRX	*	=4x_DIELECTRIC	?
PCIE_TX2RX	*	=6x_DIELECTRIC	?
PCIE_RX2TX	*	=6x_DIELECTRIC	?
PCIE_2OTHERHS	*	=4x_DIELECTRIC	?
PCIE_2OTHER	*	=3x_DIELECTRIC	?

Note: DisplayPort tables are on Page 113

SOURCE: 471984_Chief_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
CPU_PECT	CPU_45S	CPU_COMP	CPU PECT	6 36
PM_SYNC	CPU_45S	CPU_AGTL	PM SYNC	
PM_MEM_PWRGD	CPU_45S	CPU_AGTL	PM MEM PWRGD	
	CPU_45S	CPU_ITP	XDP DBRESET L	6 16 17
	CPU_45S	CPU_ITP	XDP CPU PRDY L	6 16 62
	CPU_45S	CPU_ITP	XDP CPU PREQ L	6 16 62
	CPU_27P4S	CPU_COMP	EDP COMP	
	CPU_27P4S	CPU_COMP	CPU PEG COMP	
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU SM RCOMP<0>	6
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU SM RCOMP<1>	6
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU SM RCOMP<2>	6
CPU_CATER_L	CPU_45S	CPU_ITP	CPU CFG<11..0>	6 16 62
	CPU_45S	CPU_AGTL	CPU CATER L	6 35
	CPU_45S	CPU_AGTL	CPU VCCIO SEL	
CPU_PROCHOT_L	CPU_45S	CPU_AGTL	CPU PROCHOT L	6 35 36 49
CPU_PWRGD	CPU_45S	CPU_AGTL	CPU PWRGD	6
PM_THERMTRIP_L	CPU_45S	CPU_BMIL	PM THERMTRIP L	15 16
DMI_CLK100M	CLK_PCIE_80D	CLK_PCIE	DMI CLK100M CPU P	
DMI_CLK100M	CLK_PCIE_80D	CLK_PCIE	DMI CLK100M CPU N	
DPLL_REF_CLKP	CLK_PCIE_80D	CLK_PCIE	DPLL REF CLKP	
DPLL_REF_CLKN	CLK_PCIE_80D	CLK_PCIE	DPLL REF CLKN	
ITPCPU_CLK100M_P	CLK_PCIE_80D	CLK_PCIE	ITPCPU CLK100M P	
ITPCPU_CLK100M_N	CLK_PCIE_80D	CLK_PCIE	ITPCPU CLK100M N	
ITPXDP_CLK100M_P	CLK_PCIE_80D	CLK_PCIE	ITPXDP CLK100M P	
ITPXDP_CLK100M_N	CLK_PCIE_80D	CLK_PCIE	ITPXDP CLK100M N	
XDP_CPU_CLK100M_P	CLK_PCIE_80D	CLK_PCIE	XDP CPU CLK100M P	
XDP_CPU_CLK100M_N	CLK_PCIE_80D	CLK_PCIE	XDP CPU CLK100M N	
XDP_CPU_TDI	CPU_45S	CPU_ITP	XDP CPU TDI	6 16 62
XDP_CPU_TDO	CPU_45S	CPU_ITP	XDP CPU TDO	6 16 62
XDP_CPU_TMS	CPU_45S	CPU_ITP	XDP CPU TMS	6 16 62
XDP_CPU_TCK	CPU_45S	CPU_ITP	XDP CPU TCK	6 16 62
XDP_CPUPCH_TRST_L	CPU_45S	CPU_ITP	XDP CPUPCH TRST L	6 13 16 62
XDP_BPM_L<1..0>	CPU_45S	CPU_ITP	XDP BPM L<1..0>	6 16
XDP_BPM_L<7..2>	CPU_45S	CPU_ITP	XDP BPM L<7..2>	6 16
XDP_OBSDATA_B<3..0>	CPU_45S	CPU_ITP	XDP OBSDATA B<3..0>	6 16
CPU_CFG<15..12>	CPU_45S	CPU_ITP	CPU CFG<15..12>	6 16
XDP_CPURST_L	CPU_45S	CPU_ITP	XDP CPURST L	16
CPU_VCCSENSE_P	SENSE_1T01_P2MM	CPU_VCCSENSE	CPU VCCSENSE P	6 49
CPU_VCCSENSE_N	SENSE_1T01_P2MM	CPU_VCCSENSE	CPU VCCSENSE N	6 49
CPU_VCCIOSENSE_P	SENSE_1T01_P2MM	CPU_VCCSENSE	CPU VCCIOSENSE P	
CPU_VCCIOSENSE_N	SENSE_1T01_P2MM	CPU_VCCSENSE	CPU VCCIOSENSE N	
CPU_AXG_SENSE_P	SENSE_1T01_P2MM	CPU_VCCSENSE	CPU AXG SENSE P	
CPU_AXG_SENSE_N	SENSE_1T01_P2MM	CPU_VCCSENSE	CPU AXG SENSE N	
CPU_VDDO_SENSE_P	CPU_27P4S	CPU_VCCSENSE	CPU VDDO SENSE P	
CPU_VDDO_SENSE_N	CPU_27P4S	CPU_VCCSENSE	CPU VDDO SENSE N	
CPU_AXG_VALSENSE_P	CPU_27P4S	CPU_VCCSENSE	CPU AXG VALSENSE P	
CPU_AXG_VALSENSE_N	CPU_27P4S	CPU_VCCSENSE	CPU AXG VALSENSE N	
CPU_VCC_VALSENSE_P	CPU_27P4S	CPU_VCCSENSE	CPU VCC VALSENSE P	
CPU_VCC_VALSENSE_N	CPU_27P4S	CPU_VCCSENSE	CPU VCC VALSENSE N	
CPU_VIDALERT_L	CPU_45S	CPU_COMP	CPU VIDALERT L	6 49
CPU_VIDSCCLK	CPU_45S	CPU_COMP	CPU VIDSCCLK	6 49
CPU_VIDSOUT	CPU_45S	CPU_COMP	CPU VIDSOUT	6 49
PCIE_SSD_R2D_C_P<3..0>	PCIE_80D	PCIE_CPU_TX	PCIE SSD R2D C P<3..0>	12 30
PCIE_SSD_R2D_C_N<3..0>	PCIE_80D	PCIE_CPU_TX	PCIE SSD R2D C N<3..0>	12 30
PCIE_SSD_R2D_P<3..0>	PCIE_80D	PCIE_CPU_TX	PCIE SSD R2D P<3..0>	30 62
PCIE_SSD_R2D_N<3..0>	PCIE_80D	PCIE_CPU_TX	PCIE SSD R2D N<3..0>	30 62
PCIE_SSD_D2R_C_P<3..0>	PCIE_80D	PCIE_CPU_RX	PCIE SSD D2R C P<3..0>	12 30 62
PCIE_SSD_D2R_C_N<3..0>	PCIE_80D	PCIE_CPU_RX	PCIE SSD D2R C N<3..0>	12 30 62
PCIE_SSD_D2R_P<3..0>	PCIE_80D	PCIE_CPU_RX	PCIE SSD D2R P<3..0>	12 30 62
PCIE_SSD_D2R_N<3..0>	PCIE_80D	PCIE_CPU_RX	PCIE SSD D2R N<3..0>	12 30 62
PCIE_CLK100M_SSD_P	CLK_PCIE_80D	CLK_PCIE	PCIE CLK100M SSD P	12 30 62
PCIE_CLK100M_SSD_N	CLK_PCIE_80D	CLK_PCIE	PCIE CLK100M SSD N	12 30 62
DP_TBT_ML	DP_80D	DP_TX	DP TBT ML P<3..0>	25
DP_TBT_ML	DP_80D	DP_TX	DP TBT ML N<3..0>	25
DP_TBT_ML	DP_80D	DP_TX	DP TBT ML C P<3..0>	5 25
DP_TBT_ML	DP_80D	DP_TX	DP TBT ML C N<3..0>	5 25
DP_TBT_AUXCH	DP_80D	DP_AUX	DP TBT ML C P<3..0>	25
DP_TBT_AUXCH	DP_80D	DP_AUX	DP TBT ML C N<3..0>	25
DP_TBT_AUXCH	DP_80D	DP_AUX	DP TBT ML C P<3..0>	13 25
DP_TBT_AUXCH	DP_80D	DP_AUX	DP TBT ML C N<3..0>	13 25
DP_TBT_ML	DP_80D	DP_TX	DP TBT ML P<3..0>	25
DP_TBT_ML	DP_80D	DP_TX	DP TBT ML N<3..0>	25
DP_TBT_ML	DP_80D	DP_TX	DP TBT ML C P<3..0>	5 18 25
DP_TBT_ML	DP_80D	DP_TX	DP TBT ML C N<3..0>	5 18 25
DP_TBT_AUXCH	DP_80D	DP_AUX	DP TBT ML C P<3..0>	25
DP_TBT_AUXCH	DP_80D	DP_AUX	DP TBT ML C N<3..0>	25
DP_TBT_AUXCH	DP_80D	DP_AUX	DP TBT ML C P<3..0>	13 18 25
DP_TBT_AUXCH	DP_80D	DP_AUX	DP TBT ML C N<3..0>	13 18 25
DP_INT_ML	DP_80D	DP_TX	DP INT ML P<3..0>	56 62
DP_INT_ML	DP_80D	DP_TX	DP INT ML N<3..0>	56 62
DP_INT_ML	DP_80D	DP_TX	DP INT ML C P<3..0>	5 56 62
DP_INT_ML	DP_80D	DP_TX	DP INT ML C N<3..0>	5 56 62
DP_INT_AUXCH	DP_80D	DP_AUX	DP INT ML C P<3..0>	56 62
DP_INT_AUXCH	DP_80D	DP_AUX	DP INT ML C N<3..0>	56 62
DP_INT_AUXCH	DP_80D	DP_AUX	DP INT ML C P<3..0>	5 56
DP_INT_AUXCH	DP_80D	DP_AUX	DP INT ML C N<3..0>	5 56

PCIe SSD

DP

SYNC MASTER=J43 MLB SYNC DATE=09/21/2012

CPU Constraints

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 111 OF 120 SHEET: 65 OF 73

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	=3x_DIELECTRIC	?
CLK_LPC	*	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.15

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_45S_R_50S	TOP,BOTTOM	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE		
SMB_45S_R_50S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.15

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=4x_DIELECTRIC	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	=4x_DIELECTRIC	?

XDP Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_ITP	*	=2:1_SPACING	?

DisplayPort

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2DP	*	=3x_DIELECTRIC	?	DP_2DP	TOP,BOTTOM	=4x_DIELECTRIC	?
DP_2OTHERHS	*	=4x_DIELECTRIC	?	DP_2OTHERHS	TOP,BOTTOM	=4x_DIELECTRIC	?
DP_2OTHER	*	=3x_DIELECTRIC	?	DP_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?
DP_AUX	*	=3x_DIELECTRIC	?	DP_AUX	TOP,BOTTOM	=4x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DP_TX	DP_TX	*	DP_2DP
DP_TX	*_TX	*	DP_2OTHERHS
DP_TX	*_RX	*	DP_2OTHERHS
DP_TX	*	*	DP_2OTHER

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_25M_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=2x_DIELECTRIC	?
CLK_25M	*	=5x_DIELECTRIC	?

NOTE: 25MHz system clocks very sensitive to noise.

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
LPC_AD	LPC_45S	LPC	LPC AD<3..0>	14 35 44 62
LPC_FRAME_L	LPC_45S	LPC	LPC FRAME L	14 35 44 62
LPC_45S	LPC_45S	LPC	LPCPLUS RESET L	18 44 62
LPC_CLK33M	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_SMC	17 35
	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_SMC_R	17 35
LPC_CLK33M	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_LPCPLUS	17 44 62
	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_LPCPLUS_R	17 35
SMBUS_PCH_CLK	SMR_45S_R_50S	SMB	SMBUS_PCH_CLK	14 16 19 25 38 54
SMBUS_PCH_DATA	SMR_45S_R_50S	SMB	SMBUS_PCH_DATA	14 16 19 25 38 54
SMBUS_PCH_0_CLK	SMR_45S_R_50S	SMB	SML_PCH_0_CLK	14 38
SMBUS_PCH_0_DATA	SMR_45S_R_50S	SMB	SML_PCH_0_DATA	14 38
SMBUS_SMC_1_S0_SCL	SMR_45S_R_50S	SMB	SMBUS_SMC_1_S0_SCL	11 32 35 38 41 42 62
SMBUS_SMC_1_S0_SDA	SMR_45S_R_50S	SMB	SMBUS_SMC_1_S0_SDA	11 32 35 38 41 42 62
HDA_BIT_CLK	HDA_45S	HDA	HDA BIT CLK	12 59 63
HDA_SYNC	HDA_45S	HDA	HDA BIT CLK R	12 59 63
HDA_RST_L	HDA_45S	HDA	HDA SYNC	12 59 63
	HDA_45S	HDA	HDA SYNC R	12 59 63
	HDA_45S	HDA	HDA_RST_R_L	12 59 63
	HDA_45S	HDA	HDA_RST_L	12 59 63
	HDA_45S	HDA	HDA_SDIN0	12 59 63
	HDA_45S	HDA	HDA_SDOUT	12 59 63
	HDA_45S	HDA	HDA_SDOUT R	12 59 63
PM_SUS_CLK	CLK_SLOW_45S	CLK_SLOW	PM CLK32K_SUSCLK_R	13 36
	CLK_SLOW_45S	CLK_SLOW	SMC_CLK32K	35 36
SPT_CLK	SPT_45S	SPT	SPI_CLK_R	14 44
	SPT_45S	SPT	SPI_CLK	44
SPT_MOST	SPT_45S	SPT	SPI_MOST_R	14 44
	SPT_45S	SPT	SPI_MOST	44
SPT_MISO	SPT_45S	SPT	SPI_MISO	14 44
	SPT_45S	SPT	SPI_MISO_R	44
SPT_CS0	SPT_45S	SPT	SPI_CS0_R_L	14 44
	SPT_45S	SPT	SPI_CS0_L	44
	SPT_45S	SPT	SPI_SMC_CLK	35 44
	SPT_45S	SPT	SPI_SMC_MOST	35 44
	SPT_45S	SPT	SPI_SMC_MISO	35 44
	SPT_45S	SPT	SPI_SMC_CS_L	35 44
	SPT_45S	SPT	SPI_MLB_CLK	44
	SPT_45S	SPT	SPI_MLB_MOST	44
	SPT_45S	SPT	SPI_MLB_MISO	44
	SPT_45S	SPT	SPI_MLB_CS_L	44
PCIE_AP_R2D	PCIE_80D	PCIE_PCH_TX	PCIE AP R2D P	29 62
PCIE_AP_R2D	PCIE_80D	PCIE_PCH_TX	PCIE AP R2D N	29 62
PCIE_AP_D2R	PCIE_80D	PCIE_PCH_RX	PCIE AP R2D C P	14 29
PCIE_AP_D2R	PCIE_80D	PCIE_PCH_RX	PCIE AP R2D C N	14 29
PCIE_CLK100M_AP	CLK_PCIE_80D	CLK_PCIE	PCIE AP D2R P	14 29 62
PCIE_CLK100M_AP	CLK_PCIE_80D	CLK_PCIE	PCIE AP D2R N	14 29 62
	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_AP P	12 29 62
	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_AP N	12 29 62
PCIE_TBT_R2D	PCIE_80D	PCIE_PCH_TX	PCIE TBT R2D P<3..0>	25
PCIE_TBT_R2D	PCIE_80D	PCIE_PCH_TX	PCIE TBT R2D N<3..0>	25
PCIE_TBT_D2R	PCIE_80D	PCIE_PCH_RX	PCIE TBT R2D C P<3..0>	14 25
PCIE_TBT_D2R	PCIE_80D	PCIE_PCH_RX	PCIE TBT R2D C N<3..0>	14 25
PCIE_TBT_D2R	PCIE_80D	PCIE_PCH_RX	PCIE TBT D2R P<3..0>	14 25
PCIE_TBT_D2R	PCIE_80D	PCIE_PCH_RX	PCIE TBT D2R N<3..0>	14 25
PCIE_TBT_D2R	PCIE_80D	PCIE_PCH_RX	PCIE TBT D2R C P<3..0>	25
PCIE_TBT_D2R	PCIE_80D	PCIE_PCH_RX	PCIE TBT D2R C N<3..0>	25
PCIE_CLK100M_TBT	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_TBT P	12 25
PCIE_CLK100M_TBT	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_TBT N	12 25
	CLK_PCIE_80D	CLK_PCIE	PEG_CLK100M_P	
	CLK_PCIE_80D	CLK_PCIE	PEG_CLK100M_N	
XDP_TDI	PCH_45S	PCH_ITP	XDP_PCH_TDI	12 16 62
XDP_TDO	PCH_45S	PCH_ITP	XDP_PCH_TDO	12 16 62
XDP_TMS	PCH_45S	PCH_ITP	XDP_PCH_TMS	12 16 62
XDP_TCK	PCH_45S	PCH_ITP	XDP_PCH_TCK	12 16 62
PCIE_CAMERA_R2D_P	PCIE_80D	PCIE_PCH_TX	PCIE CAMERA R2D P	31 32
PCIE_CAMERA_R2D_N	PCIE_80D	PCIE_PCH_TX	PCIE CAMERA R2D N	31 32
PCIE_CAMERA_R2D_C_P	PCIE_80D	PCIE_PCH_TX	PCIE CAMERA R2D C P	14 32
PCIE_CAMERA_R2D_C_N	PCIE_80D	PCIE_PCH_TX	PCIE CAMERA R2D C N	14 32
PCIE_CAMERA_D2R_P	PCIE_80D	PCIE_PCH_RX	PCIE CAMERA D2R P	14 32
PCIE_CAMERA_D2R_N	PCIE_80D	PCIE_PCH_RX	PCIE CAMERA D2R N	14 32
PCIE_CAMERA_D2R_C_P	PCIE_80D	PCIE_PCH_RX	PCIE CAMERA D2R C P	31 32
PCIE_CAMERA_D2R_C_N	PCIE_80D	PCIE_PCH_RX	PCIE CAMERA D2R C N	31 32
PCIE_CLK100M_CAMERA_P	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_CAMERA_P	12 32
PCIE_CLK100M_CAMERA_N	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_CAMERA_N	12 32
PCIE_CLK100M_CAMERA_C_P	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_CAMERA_C_P	31 32
PCIE_CLK100M_CAMERA_C_N	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_CAMERA_C_N	31 32

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SYSCLK_CLK32K_RTC	CLK_SLOW_45S	CLK_SLOW	SYSCLK_CLK32K_RTC1	
SYSCLK_CLK25M_SB	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_CAMERA	17 32
	CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKP	31 32
	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALP_R	32
	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALP	32
	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALN	32
	CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKN	31 32
SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT	17 25
	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT_R	25
SYSCLK_CLK25M_XTAL	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X1	17
	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X2	17
	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X2_R	17
	CLK_25M_45S	CLK_25M	SDCLK_CLK25M_X2	
	CLK_25M_45S	CLK_25M	SDCLK_CLK25M_X2_R	
	CLK_25M_45S	CLK_25M	SDSCLK_CLK25M_X1	

SYNC MASTER=J43 MLB SYNC DATE=09/14/2012

PCH Constraints 2	
Apple Inc.	DRAWING NUMBER <SCH_NUM> D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION <E4LABEL> BRANCH <BRANCH> PAGE 113 OF 120 SHEET 67 OF 73

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_73D	*	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	*	=2x_DIELECTRIC	?
MEM_DATA2OTHERMEM	*	=8x_DIELECTRIC	?
MEM_DQS2OWNDATA	*	=3x_DIELECTRIC	?
MEM_CMD2CMD	*	=3x_DIELECTRIC	?
MEM_CMD2CTRL	*	=3x_DIELECTRIC	?
MEM_CTRL2CTRL	*	=3x_DIELECTRIC	?
MEM_CLK2CLK	*	=6x_DIELECTRIC	?
MEM_2OTHERMEM	*	=4x_DIELECTRIC	?
MEM_2PWR	*	=2x_DIELECTRIC	10000
MEM_2GND	*	=2x_DIELECTRIC	10000
MEM_2OTHER	*	=6x_DIELECTRIC	?

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_70D	MEM_TERM	MEM_73D
MEM_40S	MEM_TERM	MEM_50S

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	MEM_A_DATA_0	*	MEM_DQS2OWNDATA
MEM_A_DQS_1	MEM_A_DATA_1	*	MEM_DQS2OWNDATA
MEM_A_DQS_2	MEM_A_DATA_2	*	MEM_DQS2OWNDATA
MEM_A_DQS_3	MEM_A_DATA_3	*	MEM_DQS2OWNDATA
MEM_A_DQS_4	MEM_A_DATA_4	*	MEM_DQS2OWNDATA
MEM_A_DQS_5	MEM_A_DATA_5	*	MEM_DQS2OWNDATA
MEM_A_DQS_6	MEM_A_DATA_6	*	MEM_DQS2OWNDATA
MEM_A_DQS_7	MEM_A_DATA_7	*	MEM_DQS2OWNDATA
MEM_B_DQS_0	MEM_B_DATA_0	*	MEM_DQS2OWNDATA
MEM_B_DQS_1	MEM_B_DATA_1	*	MEM_DQS2OWNDATA
MEM_B_DQS_2	MEM_B_DATA_2	*	MEM_DQS2OWNDATA
MEM_B_DQS_3	MEM_B_DATA_3	*	MEM_DQS2OWNDATA
MEM_B_DQS_4	MEM_B_DATA_4	*	MEM_DQS2OWNDATA
MEM_B_DQS_5	MEM_B_DATA_5	*	MEM_DQS2OWNDATA
MEM_B_DQS_6	MEM_B_DATA_6	*	MEM_DQS2OWNDATA
MEM_B_DQS_7	MEM_B_DATA_7	*	MEM_DQS2OWNDATA

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	*	*	MEM_2OTHER
MEM_A_DQS_1	*	*	MEM_2OTHER
MEM_A_DQS_2	*	*	MEM_2OTHER
MEM_A_DQS_3	*	*	MEM_2OTHER
MEM_A_DQS_4	*	*	MEM_2OTHER
MEM_A_DQS_5	*	*	MEM_2OTHER
MEM_A_DQS_6	*	*	MEM_2OTHER
MEM_A_DQS_7	*	*	MEM_2OTHER
MEM_B_DQS_0	*	*	MEM_2OTHER
MEM_B_DQS_1	*	*	MEM_2OTHER
MEM_B_DQS_2	*	*	MEM_2OTHER
MEM_B_DQS_3	*	*	MEM_2OTHER
MEM_B_DQS_4	*	*	MEM_2OTHER
MEM_B_DQS_5	*	*	MEM_2OTHER
MEM_B_DQS_6	*	*	MEM_2OTHER
MEM_B_DQS_7	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	=SAME	*	MEM_DATA2SELF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	MEM_*	*	MEM_DATA2OTHERMEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTRL	*	MEM_CMD2CTRL
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*	MEM_*	*	MEM_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DATA_0	*	*	MEM_2OTHER
MEM_A_DATA_1	*	*	MEM_2OTHER
MEM_A_DATA_2	*	*	MEM_2OTHER
MEM_A_DATA_3	*	*	MEM_2OTHER
MEM_A_DATA_4	*	*	MEM_2OTHER
MEM_A_DATA_5	*	*	MEM_2OTHER
MEM_A_DATA_6	*	*	MEM_2OTHER
MEM_A_DATA_7	*	*	MEM_2OTHER
MEM_B_DATA_0	*	*	MEM_2OTHER
MEM_B_DATA_1	*	*	MEM_2OTHER
MEM_B_DATA_2	*	*	MEM_2OTHER
MEM_B_DATA_3	*	*	MEM_2OTHER
MEM_B_DATA_4	*	*	MEM_2OTHER
MEM_B_DATA_5	*	*	MEM_2OTHER
MEM_B_DATA_6	*	*	MEM_2OTHER
MEM_B_DATA_7	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CLK	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DATA_0	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_1	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_2	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_3	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_4	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_5	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_6	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_7	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_0	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_1	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_2	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_3	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_4	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_5	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_6	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_7	MEM_*_DATA_*	*	MEM_2OTHERMEM

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK0	MEM_70D	MEM_CLK	MEM A CLK P<0>	7 20 24
MEM_A_CLK0	MEM_70D	MEM_CLK	MEM A CLK N<0>	7 20 24
MEM_A_CLK1	MEM_70D	MEM_CLK	MEM A CLK P<1>	7 21 24
MEM_A_CLK1	MEM_70D	MEM_CLK	MEM A CLK N<1>	7 21 24
MEM_A_CTRL	MEM_40S	MEM_CTRL	MEM A CS L<1..0>	7 20 21 24
MEM_A_CTRL	MEM_40S	MEM_CTRL	MEM A ODT<0>	7 20 21 24 61
MEM_A_CKE0	MEM_40S	MEM_CMD	MEM A CKE<1..0>	7 20 24
MEM_A_CKE1	MEM_40S	MEM_CMD	MEM A CKE<3..2>	7 21 24
MEM_A_CMD0	MEM_40S	MEM_CMD	MEM A CAB<9..0>	7 20 24 61
MEM_A_CMD1	MEM_40S	MEM_CMD	MEM A CAB<9..0>	7 21 24 61
MEM_A_DQ_BYTE0	MEM_40S	MEM_A_DATA_0	MEM A DQ<7..0>	7 61
MEM_A_DQ_BYTE1	MEM_40S	MEM_A_DATA_1	MEM A DQ<15..8>	7 61
MEM_A_DQ_BYTE2	MEM_40S	MEM_A_DATA_2	MEM A DQ<23..16>	7 61
MEM_A_DQ_BYTE3	MEM_40S	MEM_A_DATA_3	MEM A DQ<31..24>	7 61
MEM_A_DQ_BYTE4	MEM_40S	MEM_A_DATA_4	MEM A DQ<39..32>	7 21 61
MEM_A_DQ_BYTE5	MEM_40S	MEM_A_DATA_5	MEM A DQ<47..40>	7 61
MEM_A_DQ_BYTE6	MEM_40S	MEM_A_DATA_6	MEM A DQ<55..48>	7 61
MEM_A_DQ_BYTE7	MEM_40S	MEM_A_DATA_7	MEM A DQ<63..56>	7 61
MEM_A_DQS0	MEM_70D	MEM_A_DQS_0	MEM A DQS P<0>	7 61
MEM_A_DQS0	MEM_70D	MEM_A_DQS_0	MEM A DQS N<0>	7 61
MEM_A_DQS1	MEM_70D	MEM_A_DQS_1	MEM A DQS P<1>	7 61
MEM_A_DQS1	MEM_70D	MEM_A_DQS_1	MEM A DQS N<1>	7 61
MEM_A_DQS2	MEM_70D	MEM_A_DQS_2	MEM A DQS P<2>	7 61
MEM_A_DQS2	MEM_70D	MEM_A_DQS_2	MEM A DQS N<2>	7 61
MEM_A_DQS3	MEM_70D	MEM_A_DQS_3	MEM A DQS P<3>	7 61
MEM_A_DQS3	MEM_70D	MEM_A_DQS_3	MEM A DQS N<3>	7 61
MEM_A_DQS4	MEM_70D	MEM_A_DQS_4	MEM A DQS P<4>	7 61
MEM_A_DQS4	MEM_70D	MEM_A_DQS_4	MEM A DQS N<4>	7 61
MEM_A_DQS5	MEM_70D	MEM_A_DQS_5	MEM A DQS P<5>	7 61
MEM_A_DQS5	MEM_70D	MEM_A_DQS_5	MEM A DQS N<5>	7 61
MEM_A_DQS6	MEM_70D	MEM_A_DQS_6	MEM A DQS P<6>	7 21 61
MEM_A_DQS6	MEM_70D	MEM_A_DQS_6	MEM A DQS N<6>	7 21 61
MEM_A_DQS7	MEM_70D	MEM_A_DQS_7	MEM A DQS P<7>	7 61
MEM_A_DQS7	MEM_70D	MEM_A_DQS_7	MEM A DQS N<7>	7 61
MEM_B_CLK0	MEM_70D	MEM_CLK	MEM B CLK P<0>	7 22 24
MEM_B_CLK0	MEM_70D	MEM_CLK	MEM B CLK N<0>	7 22 24
MEM_B_CLK1	MEM_70D	MEM_CLK	MEM B CLK P<1>	7 23 24
MEM_B_CLK1	MEM_70D	MEM_CLK	MEM B CLK N<1>	7 23 24
MEM_B_CTRL	MEM_40S	MEM_CTRL	MEM B CS L<1..0>	7 22 23 24
MEM_B_CTRL	MEM_40S	MEM_CTRL	MEM B ODT<0>	7 22 23 24 61
MEM_B_CKE0	MEM_40S	MEM_CMD	MEM B CKE<1..0>	7 22 24
MEM_B_CKE1	MEM_40S	MEM_CMD	MEM B CKE<3..2>	7 23 24
MEM_B_CMD0	MEM_40S	MEM_CMD	MEM B CAB<9..0>	7 20 24 61
MEM_B_CMD1	MEM_40S	MEM_CMD	MEM B CAB<9..0>	7 21 24 61
MEM_B_DQ_BYTE0	MEM_40S	MEM_B_DATA_0	MEM B DQ<7..0>	7 61
MEM_B_DQ_BYTE1	MEM_40S	MEM_B_DATA_1	MEM B DQ<15..8>	7 61
MEM_B_DQ_BYTE2	MEM_40S	MEM_B_DATA_2	MEM B DQ<23..16>	7 61
MEM_B_DQ_BYTE3	MEM_40S	MEM_B_DATA_3	MEM B DQ<31..24>	7 61
MEM_B_DQ_BYTE4	MEM_40S	MEM_B_DATA_4	MEM B DQ<39..32>	7 21 61
MEM_B_DQ_BYTE5	MEM_40S	MEM_B_DATA_5	MEM B DQ<47..40>	7 61
MEM_B_DQ_BYTE6	MEM_40S	MEM_B_DATA_6	MEM B DQ<55..48>	7 61
MEM_B_DQ_BYTE7	MEM_40S	MEM_B_DATA_7	MEM B DQ<63..56>	7 61
MEM_B_DQS0	MEM_70D	MEM_B_DQS_0	MEM B DQS P<0>	7 61
MEM_B_DQS0	MEM_70D	MEM_B_DQS_0	MEM B DQS N<0>	7 61
MEM_B_DQS1	MEM_70D	MEM_B_DQS_1	MEM B DQS P<1>	7 61
MEM_B_DQS1	MEM_70D	MEM_B_DQS_1	MEM B DQS N<1>	7 61
MEM_B_DQS2	MEM_70D	MEM_B_DQS_2	MEM B DQS P<2>	7 61
MEM_B_DQS2	MEM_70D	MEM_B_DQS_2	MEM B DQS N<2>	7 61
MEM_B_DQS3	MEM_70D	MEM_B_DQS_3	MEM B DQS P<3>	7 61
MEM_B_DQS3	MEM_70D	MEM_B_DQS_3	MEM B DQS N<3>	7 61
MEM_B_DQS4	MEM_70D	MEM_B_DQS_4	MEM B DQS P<4>	7 61
MEM_B_DQS4	MEM_70D	MEM_B_DQS_4	MEM B DQS N<4>	7 61
MEM_B_DQS5	MEM_70D	MEM_B_DQS_5	MEM B DQS P<5>	7 61
MEM_B_DQS5	MEM_70D	MEM_B_DQS_5	MEM B DQS N<5>	7 61
MEM_B_DQS6	MEM_70D	MEM_B_DQS_6	MEM B DQS P<6>	7 21 61
MEM_B_DQS6	MEM_70D	MEM_B_DQS_6	MEM B DQS N<6>	7 21 61
MEM_B_DQS7	MEM_70D	MEM_B_DQS_7	MEM B DQS P<7>	7 61
MEM_B_DQS7	MEM_70D	MEM_B_DQS_7	MEM B DQS N<7>	7 61
MEM_PWR			PP1V2 S3	17 19 20 21 22 23 40
MEM_PWR			PP0V6 S3 MEM VREFCA A	18 19 20 21
MEM_PWR			PP0V6 S3 MEM VREFDO A	18 19 20 21
MEM_PWR			PP0V6 S3 MEM VREFCA B	18 19 22 23
MEM_PWR			PP0V6 S3 MEM VREFDO B	18 19 22 23

SYNC MASTER=CHINMAY J41 SYNC DATE=09/07/2012

Apple Inc.

Memory Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 114 OF 120

SHEET: 68 OF 73

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP_TX	TBTDP_TX	*	TBTDP_TX2TX	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	TBTDP_RX	*	TBTDP_RX2RX	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	TBTDP_RX	*	TBTDP_TX2RX	TOP,BOTTOM	=10x_DIELECTRIC	?
TBTDP_RX	TBTDP_TX	*	TBTDP_TX2RX	TOP,BOTTOM	=10x_DIELECTRIC	?
TBTDP_TX	*_TX	*	TBTDP_2OTHERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	*_TX	*	TBTDP_2OTHERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	*_RX	*	TBTDP_2OTHERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	*_RX	*	TBTDP_2OTHERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	*	*	TBTDP_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?
TBTDP_RX	*	*	TBTDP_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?
TBTDP_TX	*	*	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	*	*	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	*	*	TBTDP_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?
TBTDP_RX	*	*	TBTDP_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?

Thunderbolt/DP Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
TBT_A_R2D	TBTDE_80D	TBTDR_TX	TBT A R2D C P<1..0>	25 28
TBT_A_R2D	TBTDE_80D	TBTDR_TX	TBT A R2D C N<1..0>	25 28
TBT_A_R2D	TBTDE_80D	TBTDR_TX	TBT A R2D P<1..0>	28
TBT_A_R2D	TBTDE_80D	TBTDR_TX	TBT A R2D N<1..0>	28
DP_TBTPA_ML1	DP_80D	DP_TX	DP TBTPA ML C P<1>	25 28
DP_TBTPA_ML1	DP_80D	DP_TX	DP TBTPA ML C N<1>	25 28
DP_TBTPA_ML3	DP_80D	DP_TX	DP TBTPA ML C P<3>	25 28
DP_TBTPA_ML3	DP_80D	DP_TX	DP TBTPA ML C N<3>	25 28
	DP_80D	DP_TX	DP TBTPA ML P<3..1:2>	28
	DP_80D	DP_TX	DP TBTPA ML N<3..1:2>	28
	DP_80D	DP_TX	DP A LSX ML P<1>	28
	DP_80D	DP_TX	DP A LSX ML N<1>	28
	TBTDE_80D	TBTDR_RX	TBT A D2R C P<1..0>	28
	TBTDE_80D	TBTDR_RX	TBT A D2R C N<1..0>	28
	TBTDE_80D	TBTDR_RX	TBT A D2R P<1>	25 28
	TBTDE_80D	TBTDR_RX	TBT A D2R N<1>	25 28
	TBTDE_80D	TBTDR_RX	TBT A D2R P<0>	25 28
	TBTDE_80D	TBTDR_RX	TBT A D2R N<0>	25 28
TBT_A_AUXCH	DP_80D	DP_AUX	DP TBTPA AUXCH C P	25 28
TBT_A_AUXCH	DP_80D	DP_AUX	DP TBTPA AUXCH C N	25 28
	DP_80D	DP_AUX	DP TBTPA AUXCH P	28
	DP_80D	DP_AUX	DP TBTPA AUXCH N	28
	DP_80D	DP_AUX	DP A AUXCH DDC P	28
	DP_80D	DP_AUX	DP A AUXCH DDC N	28
	TBTDE_80D	TBTDR_RX	TBT A D2R1 AUXDDC P	28
	TBTDE_80D	TBTDR_RX	TBT A D2R1 AUXDDC N	28
TBT_B_R2D	TBTDE_80D	TBTDR_TX	TBT B R2D C P<1..0>	62
TBT_B_R2D	TBTDE_80D	TBTDR_TX	TBT B R2D C N<1..0>	62
	TBTDE_80D	TBTDR_TX	TBT B R2D P<1..0>	62
	TBTDE_80D	TBTDR_TX	TBT B R2D N<1..0>	62
DP_TBTPB_ML	DP_80D	DP_TX	NC DP TBTPB ML CP<3..1:2>	62
DP_TBTPB_ML	DP_80D	DP_TX	NC DP TBTPB ML CN<3..1:2>	62
	DP_80D	DP_TX	DP TBTPB ML P<3..1:2>	62
	DP_80D	DP_TX	DP TBTPB ML N<3..1:2>	62
	DP_80D	DP_TX	DP B LSX ML P<1>	62
	DP_80D	DP_TX	DP B LSX ML N<1>	62
	TBTDE_80D	TBTDR_RX	TBT B D2R C P<1..0>	62
	TBTDE_80D	TBTDR_RX	TBT B D2R C N<1..0>	62
	TBTDE_80D	TBTDR_RX	TBT B D2R P<1..0>	62
	TBTDE_80D	TBTDR_RX	TBT B D2R N<1..0>	62
TBT_B_AUXCH	DP_80D	DP_AUX	NC DP TBTPB AUXCH CP	25 62
TBT_B_AUXCH	DP_80D	DP_AUX	NC DP TBTPB AUXCH CN	25 62
	DP_80D	DP_AUX	DP TBTPB AUXCH P	62
	DP_80D	DP_AUX	DP TBTPB AUXCH N	62
	DP_80D	DP_AUX	DP B AUXCH DDC P	62
	DP_80D	DP_AUX	DP B AUXCH DDC N	62
	TBTDE_80D	TBTDR_RX	TBT B D2R1 AUXDDC P	62
	TBTDE_80D	TBTDR_RX	TBT B D2R1 AUXDDC N	62

Only used on dual-port hosts.

Thunderbolt IC Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
	DP_80D	DP_TX	DP TBTSRC ML C P<3..0>	25
	DP_80D	DP_TX	DP TBTSRC ML C N<3..0>	25
	DP_80D	DP_AUX	DP TBTSRC AUXCH C P	25
	DP_80D	DP_AUX	DP TBTSRC AUXCH C N	25
TBT_SPI_CLK	TBT_SPI_45S	TBT_SPI	TBT SPI CLK	25
TBT_SPI_MOSI	TBT_SPI_45S	TBT_SPI	TBT SPI MOSI	25
TBT_SPI_MISO	TBT_SPI_45S	TBT_SPI	TBT SPI MISO	25
TBT_SPI_CS_L	TBT_SPI_45S	TBT_SPI	TBT SPI CS L	25

Only used on hosts supporting Thunderbolt video-in

SYNC MASTER=CHINMAY J41		SYNC DATE=09/07/2012	
Thunderbolt Constraints			
Apple Inc.		DRAWING NUMBER	SIZE
<SCH_NUM>		D	
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
115 OF 120		69 OF 73	

MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MIPI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MIPI_2OTHER	*	=4X_DIELECTRIC	?	MIPI_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
MIPI_2CLK	*	=6X_DIELECTRIC	?	MIPI_2CLK	TOP,BOTTOM	=8X_DIELECTRIC	?
MIPICK_2OTHER	*	=7X_DIELECTRIC	?	MIPICK_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_2OTHER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICK_2OTHER

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
S2_DATA2SELF	*	=2x_DIELECTRIC	?	S2_DATA2SELF	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_DQS2OWNDATA	*	=2x_DIELECTRIC	?	S2_DQS2OWNDATA	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CMD	*	=2x_DIELECTRIC	?	S2_CMD2CMD	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CTRL	*	=2x_DIELECTRIC	?	S2_CMD2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CTRL2CTRL	*	=2x_DIELECTRIC	?	S2_CTRL2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_2OTHERMEM	*	=4x_DIELECTRIC	?	S2_2OTHERMEM	TOP,BOTTOM	=6x_DIELECTRIC	?
S2MEM_2PWR	*	=2x_DIELECTRIC	?	S2MEM_2PWR	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2GND	*	=2x_DIELECTRIC	?	S2MEM_2GND	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2OTHER	*	=6x_DIELECTRIC	?	S2MEM_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_2OTHER
S2_MEM_DQS*	*	*	S2MEM_2OTHER
S2_MEM_CMD	*	*	S2MEM_2OTHER
S2_MEM_CTRL	*	*	S2MEM_2OTHER
S2_MEM_CLK	*	*	S2MEM_2OTHER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2_2OTHERMEM

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

Camera Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM CAM CLK P
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM CAM CLK N
S2_MEM_CTRL	S2_MEM_45S	S2_MEM_CTRL	MEM CAM CKE
S2_MEM_CTRL	S2_MEM_45S	S2_MEM_CTRL	MEM CAM CS L
S2_MEM_CTRL	S2_MEM_45S	S2_MEM_CTRL	MEM CAM ODT
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM CAM CAS L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM CAM RAS L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM WE L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM BA<0>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM BA<1>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM BA<2>
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM CAM DQS P<0>
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM CAM DQS N<0>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM CAM DQS P<1>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM CAM DQS N<1>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM CAM DM<0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM CAM DM<1>
S2_MEM_A	S2_MEM_45S	S2_MEM_CMD	MEM CAM A<14..0>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM CAM DO<7..0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM CAM DO<15..8>
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA N
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA CONN P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA CONN N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK CONN P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK CONN N
		S2_MEM_PWR	P1V35 CAM
		S2_MEM_PWR	P0V675 CAM VREF
		S2_MEM_PWR	P0V675 MEM CAM VREFCA
		S2_MEM_PWR	P0V675 MEM CAM VREFDO

SYNC MASTER=CHINMAY J41 SYNC DATE=09/07/2012

Camera Constraints

Apple Inc.

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE 116 OF 120
 SHEET 70 OF 73

www.laptop-schematics.com

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1T01_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM
2T01_DIFFPAIR	*	=STANDARD	0.2 MM	0.1 MM	=STANDARD	0.1 MM	0.1 MM


SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_0_S0_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_0_S0_SCL	35 38 58
SMBUS_SMC_0_S0_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_0_S0_SDA	35 38 58
SMBUS_SMC_1_S0_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_1_S0_SCL	14 32 35 38 41 42 62 67
SMBUS_SMC_1_S0_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_1_S0_SDA	14 32 35 38 41 42 62 67
SMBUS_SMC_2_S3_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_2_S3_SCL	35 38 59 63
SMBUS_SMC_2_S3_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_2_S3_SDA	35 38 59 63
SMBUS_SMC_3_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_3_SCL	34 35 38 42 62
SMBUS_SMC_3_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_3_SDA	34 35 38 42 62
SMBUS_SMC_5_G3_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_5_G3_SCL	35 38 46 48 62
SMBUS_SMC_5_G3_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_5_G3_SDA	35 38 46 48 62

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SENSE_DIFFPAIR	2T01_DIFFPAIR		CHGR_CSI_P	48
SENSE_DIFFPAIR	2T01_DIFFPAIR		CHGR_CSI_N	48
	2T01_DIFFPAIR		CHGR_CSI_R_P	48
	2T01_DIFFPAIR		CHGR_CSI_R_N	48
SENSE_DIFFPAIR	2T01_DIFFPAIR		CHGR_CSO_P	48
SENSE_DIFFPAIR	2T01_DIFFPAIR		CHGR_CSO_N	48
	2T01_DIFFPAIR		CHGR_CSO_R_P	41 48
	2T01_DIFFPAIR		CHGR_CSO_R_N	41 48

www.laptop-schematics.com

SYNC_MASTER=CHINMAY_J41		SYNC_DATE=09/13/2012	
SMC Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	117 OF 120
		SHEET	71 OF 73

J11/J13 Specific Net Properties

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_45S	*	=1T01_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1T01_DIFFPAIR	=1T01_DIFFPAIR
SENSE_1T01_P2MM	*	=1T01_DIFFPAIR	0.200 MM	0.100 MM	=1T01_DIFFPAIR	=1T01_DIFFPAIR	=1T01_DIFFPAIR
THERM_1T01_45S	*	=1T01_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1T01_DIFFPAIR	=1T01_DIFFPAIR
SPKR_DIFFPAIR	*	=1T01_DIFFPAIR	0.300 MM	0.100 MM	=1T01_DIFFPAIR	=1T01_DIFFPAIR	=1T01_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	CLK_PCIE	*	GND_P2MM
GND	PCIE*	*	GND_P2MM
GND	SATA*	*	GND_P2MM
GND	USB*	*	GND_P2MM
GND	LVDS*	*	GND_P2MM
SB_POWER	CLK_PCIE	*	PWR_P2MM
SB_POWER	SATA*	*	PWR_P2MM
SB_POWER	SATA*	*	PWR_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	10000
PWR_P2MM	*	0.20 MM	10000

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	INLET THMSNS D1 P 42
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	INLET THMSNS D1 N 42
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBTTHMSNS D2 R P 42
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBTTHMSNS D2 R N 42
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBTTHMSNS D2 P 42
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBTTHMSNS D2 N 42
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBT MLBBOT THMSNS P 42
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBT MLBBOT THMSNS N 42
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	MLBBOT THMSNS D3 P 42
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	MLBBOT THMSNS D3 N 42
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	TBDTHMSNS D2 P 42
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	TBDTHMSNS D2 N 42
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPU THMSNS D2 P 42
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPU THMSNS D2 N 42
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVCCIOS0 CS N 42
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVCCIOS0 CS P 42
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVR ISNS1 P 40 50
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVR ISNS1 N 40 50
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUVR ISNS2 P 40 50
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUVR ISNS2 N 40 50
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVR ISNS1 P R 40 41
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVR ISNS1 N R 40 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUVR ISUM R P 40
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUVR ISUM R N 40
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	ISNS CPUDDR P 40
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	ISNS CPUDDR N 40
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS P3V3S5 N 40
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS P3V3S5 P 40
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS 3V3 S0 P 39
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS 3V3 S0 N 39
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS CAMERA P 39
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS CAMERA N 39
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS P3V3 S0 N 39
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS P3V3 S0 P 39
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	ISNS 1V05 S0 P 40 53
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	ISNS 1V05 S0 N 40 53
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS BMON GAIN P 39
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS BMON GAIN N 39
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS COMPUTING N 39 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS COMPUTING P 39 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS OTHER N 39
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS OTHER P 39
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS 1V2 S3 N 39 51
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS 1V2 S3 P 39 51
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS AIRPORT N 39
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS AIRPORT P 39
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS SSD N 39
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS SSD P 39
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS LCDBKLT N 39
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS LCDBKLT P 39
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS PANEL N 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS PANEL P 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS GAIN N 41 42
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS GAIN P 41 42
AUD DIFF	1T01_DIFFPAIR	AUDIO	SPKRAMP INR P 45 59 63
AUD DIFF	1T01_DIFFPAIR	AUDIO	SPKRAMP INR N 45 59 63
	1T01_DIFFPAIR	AUDIO	MAX98300 R P 45
	1T01_DIFFPAIR	AUDIO	MAX98300 R N 45
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP ROUT P 45 62
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP ROUT N 45 62
	SB_POWER		PP3V3 S5 5 11 13 15 16 17 18 28 29 40 52
	SB_POWER		PP3V3 S0 5 11 13 15 16 17 18 28 29 40 52
	GND		GND

SYNC MASTER=J43 MLB SYNC DATE=09/13/2012

Project Specific Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 118 OF 120
 SHEET: 72 OF 73

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

EMPTY

SYNC MASTER=MASTER		SYNC DATE=MASTER	
Reference			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	120 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	73 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1