

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.  
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.  
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.


REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
A	0001554595	PRODUCTION RELEASED		2012-07-26

# iPad 4th Gen

LAST\_MODIFIED=Thu Jul 26 10:29:36 2012

PDF	CSA	CONTENTS	SYNC MASTER	DATE	(SYSTEM DRI)
1	1	Table of Contents	N/A	N/A	(AMANDA)
2	2	BLOCK DIAGRAM: SYSTEM	N/A	N/A	(AMANDA)
3	4	BOM TABLES	N/A	N/A	(AMANDA)
4	6	AP: MAIN	N/A	N/A	(TERRY)
5	7	AP: I/Os	N/A	N/A	(AMANDA)
6	8	AP: NAND	N/A	N/A	(TERRY)
7	9	AP: TV, DP, MIPI	N/A	N/A	(TERRY)
8	10	AP: DDR	N/A	N/A	(TERRY)
9	11	AP: POWER	N/A	N/A	(TERRY)
10	12	AP: MISC & ALIASES	N/A	N/A	(TERRY)
11	13	DDR 0 AND 1	N/A	N/A	(TERRY)
12	14	DDR 2 AND 3	N/A	N/A	(TERRY)
13	16	NAND	N/A	N/A	(AMANDA)
14	21	ALIASES	N/A	N/A	(AMANDA)
15	22	VIDEO: EDP CONNECTOR	N/A	N/A	(JOE)
16	30	GRAPE: GROUNDHOG, CONN, BOOST	N/A	N/A	(AMANDA)
17	31	GRAPE: Z1, Z2	N/A	N/A	(AMANDA)
18	36	AUDIO: L81 CODEC	N/A	N/A	(TERRY)
19	37	AUDIO: SPEAKER AMP	N/A	N/A	(TERRY)
20	54	SENSOR FLEX CONN	N/A	N/A	(MARK)
21	55	SENSOR CONN FILTERS 1	N/A	N/A	(MARK)
22	56	SENSOR CONN FILTERS 2	N/A	N/A	(MARK)
23	57	E75 DOCK SUPPORT	N/A	N/A	(JOE)
24	58	IO FLEX CONN	N/A	N/A	(JOE)
25	59	TRISTAR	N/A	N/A	(JOE)
26	60	CONNECTOR: CELLULAR	N/A	N/A	(AMANDA)
27	61	WIFI/BT	N/A	N/A	(MATT)
28	75	POWER: BATTERY CONNECTOR	MADHAVI	12/06/2011	(MADHAVI)
29	81	PMU: ADRIANA PAGE 1	MADHAVI	12/06/2011	(MADHAVI)
30	82	PMU: ADRIANA PAGE 2	MADHAVI	12/06/2011	(MADHAVI)

PDF	CSA	CONTENTS	SYNC MASTER	DATE	(SYSTEM DRI)
31	83	PMU: ADRIANA PAGE 3	MADHAVI	12/06/2011	(MADHAVI)
32	90	DEBUG/MISC.	MLB	11/09/2011	(AMANDA)
33	93	TEST/HOLES/FIDUCIALS	N/A	N/A	(AMANDA)
34	121	POWER ALIASES	N/A	N/A	(MADHAVI)
35	150	CONSTRAINTS: MLB RULES	MIKE	11/30/2011	(AMANDA)
36	151	CONSTRAINTS: LOW SPEED BUS	MIKE	11/30/2011	(AMANDA)
37	152	CONSTRAINTS: DISPLAY/AUDIO	MIKE	11/30/2011	(AMANDA)
38	153	CONSTRAINTS: DDR/FMI	MIKE	11/30/2011	(AMANDA)
39	154	CONSTRAINTS: POWER / GND	MIKE	11/30/2011	(AMANDA)



DRAWING  
MLB  
DRAWING

DRAWING TITLE		X140 MLB	
DRAWING NUMBER		051-9385	SIZE D
REVISION		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		1 OF 154	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		1 OF 39	
IV ALL RIGHTS RESERVED			



### Page Notes

Power aliases required by this page:  
(NONE)

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:

#### BOM OPTIONS

COMMON  
ALTERNATE

16GB\_PROD: 16GB CONFIG  
32GB\_PROD: 32GB CONFIG  
64GB\_PROD: 64GB CONFIG  
DEV: DEV BOARD ONLY

MLB: MLB BOARD ONLY  
MLB\_A: WIFI ONLY CONFIG  
MLB\_B: CELLULAR CONFIG  
MLB\_C: CELLULAR CONFIG  
MLB\_D: LEGACY CELLULAR CONFIG  
MLB\_E: LEGACY CELLULAR CONFIG

BOM GROUP	BOM OPTIONS
BASIC	COMMON, ALTERNATE

#### SCH AND BOARD P/N

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-9385	1	SCH_MLB_X140	SCH1	CRITICAL	
820-3249	1	PCBF_MLB_X140	PCB1	CRITICAL	

#### SOC

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
343S0598	1	IC_SOC_H5G_FCBGA1089_0.5MM	U0600	CRITICAL	

#### PMU

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
343S0622	1	IC_PMU_ADRIANA_D2018A1_FCBGA	U8100	CRITICAL	

#### SDRAM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
333S0636	2	LPDDR2_533MHZ_512MB_SAMSUNG_38NM	U1300,U1400	CRITICAL	

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
333S0637	333S0636		U1300,U1400	LPDDR2_533MHZ_HYNIX_38NM
333S0638	333S0636		U1400,U1400	LPDDR2_533MHZ_ELPIDA_38NM

#### NAND

##### 16GB FLASH CONFIGURATIONS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
335S0878	1	TOSHIBA PFN1.5 16GB	U1600	CRITICAL	16GB_PROD

##### 32GB FLASH CONFIGURATIONS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
335S0879	1	TOSHIBA PFN1.5 32GB	U1600	CRITICAL	32GB_PROD

##### 64GB FLASH CONFIGURATIONS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
335S0880	1	TOSHIBA PFN1.5 64GB	U1600	CRITICAL	64GB_PROD

##### 128GB FLASH CONFIGURATIONS


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
335S0912	1	TOSHIBA PFN1.5 128GB	U1600	CRITICAL	128GB_PROD


#### MECHANICAL PARTS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
806-4195	1	FENCE_NAND_TOP_MLB_X140	PD_FENCE_NAND	CRITICAL	
806-3493	1	FENCE_LARGE_TOP_MLB_X140	PD_FENCE_LARGE	CRITICAL	
806-3956	1	FENCE_AMP_MLB_X140	PD_FENCE_AMP	CRITICAL	
806-4196	1	FENCE_1_BTMM_MLB_X140	PD_FENCE_BTMM1	CRITICAL	
806-3492	1	FENCE_2_BTMM_MLB_X140	PD_FENCE_BTMM2	CRITICAL	


#### BARCODE LABEL/EEEE CODES

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
825-7838	1	EEEE FOR 639-3736 (MLB A 16G)	EEEE_F1WD	CRITICAL	EEEE_MLB_A_16G
825-7838	1	EEEE FOR 639-3737 (MLB A 32G)	EEEE_F1WH	CRITICAL	EEEE_MLB_A_32G
825-7838	1	EEEE FOR 639-3738 (MLB A 64G)	EEEE_F1W8	CRITICAL	EEEE_MLB_A_64G
825-7838	1	EEEE FOR 639-4176 (MLB A 128G)	EEEE_F80Q	CRITICAL	EEEE_MLB_A_128G
825-7838	1	EEEE FOR 639-3263 (MLB B 16G)	EEEE_DWKG	CRITICAL	EEEE_MLB_B_16G
825-7838	1	EEEE FOR 639-3739 (MLB B 32G)	EEEE_F1W7	CRITICAL	EEEE_MLB_B_32G
825-7838	1	EEEE FOR 639-3740 (MLB B 64G)	EEEE_F1WC	CRITICAL	EEEE_MLB_B_64G
825-7838	1	EEEE FOR 639-4177 (MLB B 128G)	EEEE_F80P	CRITICAL	EEEE_MLB_B_128G
825-7838	1	EEEE FOR 639-3741 (MLB C 16G)	EEEE_F1WG	CRITICAL	EEEE_MLB_C_16G
825-7838	1	EEEE FOR 639-3742 (MLB C 32G)	EEEE_F1WF	CRITICAL	EEEE_MLB_C_32G
825-7838	1	EEEE FOR 639-3743 (MLB C 64G)	EEEE_F1W9	CRITICAL	EEEE_MLB_C_64G
825-7838	1	EEEE FOR 639-4178 (MLB C 128G)	EEEE_F80R	CRITICAL	EEEE_MLB_C_128G

SYNC MASTER=N/A		SYNC DATE=N/A	
<b>BOM TABLES</b>			
 Apple Inc.		DRAWING NUMBER 051-9385	SIZE D
		REVISION A.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE 4 OF 154	SHEET 3 OF 39





SYNC MASTER=N/A		SYNC DATE=N/A	
<b>AP: MAIN</b>			
	DRAWING NUMBER	051-9385	SIZE D
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	6 OF 154		SHEET
			4 OF 39




USED FOR DEBUG AND SW UPDATE OS CURRENTLY SUPPORTS USB1.1 FOR DEBUG. TO BB 1.8V IO

**BUTTON PULLUPS**



**I2C PULL-UPS**




VSEL18\_FMI AND VSEL25\_FMI LOW => FMI CHANNEL AT 1.8V  
 VSEL25\_I2C2 HIGH => I2C2 3.0V  
 VSEL25\_SPI3 HIGH => SPI3 3.0V

**OMIT\_TABLE**  
**U0600**  
**BALI-H5G**  
 BGA  
 SYM 2 OF 12


GPIO_BTN_HOME_L	AK20	GPIO10	EHCI_PORT_PWR0	AK28	GPIO BRD REV0	AK10
GPIO_BTN_ONOFF_L	AJ19	GPIO1	EHCI_PORT_PWR1	AJ25	GPIO BRD REV1	AK10
GPIO_BB_HSIC_DEV_RDY	AK22	GPIO2	EHCI_PORT_PWR2	AK26	GPIO BRD REV2	AK10
GPIO_BTN_VOL_UP_L	AK19	GPIO3	EHCI_PORT_PWR3	AK27	NC EHCI PORT PWR3 AP	
GPIO_ALS_IRO_L	AK21	GPIO4				
GPIO_BT_WAKE	AK24	GPIO5	TMR32_PWM0	V33	GPIO GYRO IRO2	AK22
GPIO_AP_MODEM_WAKE	AJ21	GPIO6	TMR32_PWM1	W31	GPIO ACCEL IRO1 L	AK22
BB_JTAG_TMS_RF	AK18	GPIO7	TMR32_PWM2	V27	NC TMR32_PWM2 AP	
GPIO_BB_RST_L	AL26	GPIO8				
GPIO_BB_RADIO_ON_L	AH25	GPIO9	UART0_RXD	K18	NC UART0_RXD	
GPIO_BB_RESET_DET_L	AJ18	GPIO10	UART0_TXD	K19	NC UART0_TXD	
GPIO_ACCEL_IRO2_L	AJ23	GPIO11				
GPIO_BB_HSIC_RESUME	AK23	GPIO12	UART1_CTSN	AM27	UART1_BB_CTS_L	AK26
GPIO_WLAN_HSIC_HOST_RDY	AJ20	GPIO13	UART1_RTSN	AM28	UART1_BB_RTS_L	AK26
GPIO_BTN_VOL_DOWN_L	AJ22	GPIO14	UART1_RXD	AN27	UART1_BB_RXD	AK26
GPIO_BB_GSM_TXBURST	AJ24	GPIO15	UART1_TXD	AN28	UART1_BB_TXD	AK26
GPIO_BOARD_ID_3	AL25	GPIO16				
PMU_GPIO_TS_INT	AM26	GPIO17	UART2_CTSN	Y30	BB_JTAG_TCK_RF	AK26
GPIO_BOOT_CONFIG_0	AK25	GPIO18	UART2_RTSN	AC27	NC UART2_RTSN	
GPIO_BB_GPS_SYNC	AN26	GPIO19	UART2_RXD	AC33	UART2_TS_ACC_RXD	AK26
GPIO_PROX_IRO_L	F26	GPIO20	UART2_TXD	AD33	UART2_TS_ACC_TXD	AK26
GPIO_GYRO_IRO1	E26	GPIO21				
GPIO_PMU_KEEPACT	J31	GPIO22	UART3_CTSN	AB32	UART3_BT_CTS_L	AK26
GPIO_PMU_IRO_L	F29	GPIO23	UART3_RTSN	AC30	UART3_BT_RTS_L	AK26
GPIO_WLAN_HSIC_DEV_RDY	E30	GPIO24	UART3_RXD	AC32	UART3_BT_RXD	AK26
GPIO_BOOT_CONFIG_1	H31	GPIO25	UART3_TXD	AD32	UART3_BT_TXD	AK26
GPIO_FORCE_DFU	J30	GPIO26				
GPIO_DFU_STATUS	H32	GPIO27	UART4_CTSN	Y27	NC UART4_CTS_L	
GPIO_BOOT_CONFIG_2	G27	GPIO28	UART4_RTSN	AA29	NC UART4_RTS_L	
GPIO_BOOT_CONFIG_3	E27	GPIO29	UART4_RXD	AB31	UART4_WLAN_RXD	AK26
GPIO_BTN_SRL_L	F32	GPIO30	UART4_TXD	AC31	UART4_WLAN_TXD	AK26
GPIO_GRAPE_IRO_L	J28	GPIO31				
GPIO_WL_HSIC_RESUME	G31	GPIO32	UART5_RXD	J18	UART5_BATTERY_TRXD	AK26
GPIO_SPKAMP_RST_L	G32	GPIO33	UART5_TXD	K17	NC UART5_TXD	AK26
GPIO_SPKAMP_KEEPACT	G28	GPIO34				
GPIO_SPKAMP_RIGHT_IRO_L	G33	GPIO35	UART6_CTSN	AC28	NC UART6_CTSN	
PM_LCDVDD_PWREN	J26	GPIO36	UART6_RTSN	W30	NC UART6_RTSN	
GPIO_SPKAMP_LEFT_IRO_L	G30	GPIO37	UART6_RXD	AA30	UART6_AP_RXD	AK26
SPK_ID	G29	GPIO38	UART6_TXD	AA31	UART6_AP_TXD	AK26
GPIO_CODEC_IRO_L	F27	GPIO39				
GPIO_GRAPE_FW_DNLD_EN_L	H19	GPIO_3V0				
GPIO_GRAPE_RST_L	J19	GPIO_3V1				

PAGE TITLE		SYNC DATE=N/A	
<b>AP: I/Os</b>			
Apple Inc.	DRAWING NUMBER	051-9385	SIZE
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		7 OF 154	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		5 OF 39	
IV ALL RIGHTS RESERVED			






**U0600**  
BALI-H5G  
BGA  
SYM 12 OF 12  
OMIT\_TABLE

AB8	AH5
AB10	AH10
AB12	AH15
AB14	AH16
AB16	AH17
AB18	AH30
AB19	AH32
AB21	P24
AB23	AJ17
AB25	AJ27
AB30	AK2
AC1	AK8
AC3	AK14
AC9	AK17
AC11	AH1
AC13	AL3
AC15	AL7
AC17	AL10
AC20	AL13
AC22	AL16
AC24	AL17
AD8	AL18
AD10	AL19
AD12	AL20
AD14	AL21
AD16	AL22
AD18	AL23
AD19	AL24
AD21	AL1
AD23	AL29
AD25	AM1
AE4	AM2
AE9	AM6
AE10	AM9
AE11	AM12
AE12	AM15
AE13	AM32
AE14	AM33
AE15	AN1
AE17	AN2
AE22	AL33
AE30	T20
AE32	AN11
A6	AN14
AF3	AN32
AF16	AN33
AG2	AN3
AG16	AN31
AG17	AN6
AG25	C1




**U0600**  
BALI-H5G  
BGA  
SYM 4 OF 12  
OMIT\_TABLE

34 9 6	=PPIV8 NAND H5	1 R0832	100K	1 R0831	100K
		1/32W		1/32W	
		MF	201005	MF	201005
38 13 6	FM11 CE0 L				
38 13 6	FM10 CE0 L				
38 13 6	FM10 CE1 L	AM29	FM10_CEN0	AF29	FM11 CE0 L
38 13 6	NC FM10 CE1 L	AM30	FM10_CEN1	AF30	NC FM11 CE1 L
38 13 6	NC FM10 CE2 L	AL28	FM10_CEN2	AE29	NC FM11 CE2 L
38 13 6	NC FM10 CE3 L	AL27	FM10_CEN3	AD30	NC FM11 CE3 L
38 13 6	NC FM10 CE4 L	AJ32	FM10_CEN4	AF27	NC FM11 CE4 L
38 13 6	NC FM10 CE5 L	AJ31	FM10_CEN5	AE27	NC FM11 CE5 L
38 13 6	NC FM10 CE6 L	AM31	FM10_CEN6	AF28	NC FM11 CE6 L
38 13 6	NC FM10 CE7 L	AL30	FM10_CEN7	AE28	NC FM11 CE7 L
38 13 6	FM10 AD<0>	AM29	FM10_IO0	AE33	FM11 AD<0>
38 13 6	FM10 AD<1>	AK33	FM10_IO1	AH33	FM11 AD<1>
38 13 6	FM10 AD<2>	AJ30	FM10_IO2	AG33	FM11 AD<2>
38 13 6	FM10 AD<3>	AK31	FM10_IO3	AG30	FM11 AD<3>
38 13 6	FM10 AD<4>	AH28	FM10_IO4	AD31	FM11 AD<4>
38 13 6	FM10 AD<5>	AJ29	FM10_IO5	AE31	FM11 AD<5>
38 13 6	FM10 AD<6>	AN30	FM10_IO6	AG29	FM11 AD<6>
38 13 6	FM10 AD<7>	AH27	FM10_IO7	AD29	FM11 AD<7>
38 13 6	CKPLUS_WAIVE=PDIFPR_BADTERM		FM10_WENN	AG31	NC FM11 RE
38 13 6	NC FM10 RE	AK29	FM10_WENN		
38 13 6	FM10 ALE	AJ28	FM10_ALE	AJ33	FM11 ALE
38 13 6	FM10 CLE	AH29	FM10_CLE	AH31	FM11 CLE
38 13 6	FM10 WE L	AK32	FM10_WEN	AG32	FM11 WE L
38 13 6	FM10 RE L	AK30	FM10_REN	AF31	FM11 RE L
38 13 6	FM10 DQS	AL31	FM10_DQS	AF32	FM11 DQS
38 13 6	NC FM10 DQSN	AL32	FM10_DQSN	AF33	NC FM11 DQSN
38 13 6	FM10 DQVREF	AG27	FM10_DQVREF	AD27	FM11 DQVREF
34 9 6	=PPIV8 NAND H5	AF26	PVDDP_GRP1	P25	=PPIV8 VDDIO18 H5
		AB26	PVDDP_GRP2	G19	
				K24	
6	FMI DOVREF H5	AG28	FM10_VREF	AD28	FMI DOVREF H5



PAGE TITLE		SYNC DATE=N/A	
<b>AP: NAND</b>			
Apple Inc.	DRAWING NUMBER	051-9385	SIZE
	REVISION	A.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		8 OF 154	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		6 OF 39	
IV ALL RIGHTS RESERVED			




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
155S0725	155S0359	?	FL0910	RDAR://PROBLEM/11104943


REF	DESCRIPTION	REF	DESCRIPTION
37 21	MIPI0C CAM RF DATA P<0>	AM22	MIPI0C_DPDATA0
37 21	MIPI0C CAM RF DATA N<0>	AN22	MIPI0C_DNDATA0
37 21	MIPI0C CAM RF DATA P<1>	AM21	MIPI0C_DPDATA1
37 21	MIPI0C CAM RF DATA N<1>	AN21	MIPI0C_DNDATA1
	NC MIPI0C CAM RF DATA P<2>	AM19	MIPI0C_DPDATA2
	NC MIPI0C CAM RF DATA N<2>	AN19	MIPI0C_DNDATA2
	NC MIPI0C CAM RF DATA P<3>	AM18	MIPI0C_DPDATA3
	NC MIPI0C CAM RF DATA N<3>	AN18	MIPI0C_DNDATA3
37 21	MIPI0C CAM RF CLK P	AM20	MIPI0C_DPCLK
37 21	MIPI0C CAM RF CLK N	AN20	MIPI0C_DNCLK

REF	DESCRIPTION	REF	DESCRIPTION
M25	ISP0_FLASH	M25	ISP0_CAM_RF_RST_L
M31	ISP0_PRE_FLASH	M31	NC ISP0_CAM_RF_FLASH
AA27	ISP0_SCL	AA27	ISP0_CAM_RF_I2C_SCL
U28	ISP0_SDA	U28	ISP0_CAM_RF_I2C_SDA
N25	ISP1_FLASH	N25	SOCHOT1_L
L30	ISP1_PRE_FLASH	L30	SOCHOT0_L
AA33	ISP1_SCL	AA33	FRONT FACING CAM
U30	ISP1_SDA	U30	ISP1_CAM_FF_I2C_SCL
			ISP1_CAM_FF_I2C_SDA
V31	SENSOR0_CLK	V31	ISP0_CAM_RF_CLK_R
U32	SENSOR0_RST	U32	ISP0_CAM_RF_SHUTDOWN
			SHUTDOWN IS ACTIVE HIGH
U31	SENSOR1_CLK	U31	ISP1_CAM_FF_CLK_R
T27	SENSOR1_RST	T27	ISP1_CAM_FF_SHUTDOWN_L
			SHUTDOWN IS ACTIVE LOW
AM23	MIPI1C_DPDATA0	AM23	MIPI1C_CAM_FF_DATA P<0>
AN23	MIPI1C_DNDATA0	AN23	MIPI1C_CAM_FF_DATA N<0>
AM25	MIPI1C_DPDATA1	AM25	NC MIPI1C_CAM_FF_DATA P<1>
AN25	MIPI1C_DNDATA1	AN25	NC MIPI1C_CAM_FF_DATA N<1>
AM24	MIPI1C_DPCLK	AM24	MIPI1C_CAM_FF_CLK_P
AN24	MIPI1C_DNCLK	AN24	MIPI1C_CAM_FF_CLK_N

PAGE TITLE		SYNC MASTER=N/A		SYNC DATE=N/A	
<b>AP: TV, DP, MIPI</b>					
Apple Inc.		DRAWING NUMBER	051-9385	SIZE	D
		REVISION	A.0.0		
NOTICE OF PROPRIETARY PROPERTY:					
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:					
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR PUBLISH IT					
III NOT TO REVEAL OR COPY IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					
		PAGE	9 OF 154		
		SHEET	7 OF 39		



PAGE TITLE		SYNC DATE=N/A	
<b>AP: DDR</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9385	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		A.0.0	
		PAGE	SHEET
		10 OF 154	8 OF 39



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
138S0702	138S0657			QTY 21 REAR://PROBLEM/883728

SYNC MASTER=N/A SYNC DATE=N/A

AP: POWER

Apple Inc.

DRAWING NUMBER: 051-9385 SIZE: D


REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I V ALL RIGHTS RESERVED

PAGE: 11 OF 154 SHEET: 9 OF 39

BOOT CONFIG ID

STUFF FOR FORM FACTOR BOARD



BOOT_CONFIG[3-0]	SETTING
1100	FMIO/1 2/2 CS
1101	FMIO/1 4/4 CS
1110	FMIO/1 4/4 CS WITH TEST


- S/W READ FLOW
1. SET GPIO AS INPUT
  2. DISABLE PU AND ENABLE PD
  3. READ

FOR REFERENCE

BOOT_CONFIG[3:0]	SETTING
0000	SPI0
0001	SPI1
0010	SPI0 W/TEST
0011	SPI1 W/TEST
0100	FMIO 2CS
0101	FMIO 4CS
0110	FMIO 4CS W/TEST
0111	RESERVED
1000	FMIO 2 CS
1001	FMIO 4 CS
1010	FMIO 4CS W/TEST
1100	FMIO/1 2/2 CS
1101	FMIO/1 4/4 CS
1110	FMIO/1 4/4 CS W/TEST
1111	RESERVED

BOARD ID


STUFF FOR FORM FACTOR BOARD



BOARD_ID[3-0]	SETTING
0000	X140 AP WLAN (MLB A)
0001	X140 DEV WLAN
0010	X140 AP BB_41 (MLB B)
0011	X140 DEV BB_41
0100	X140 AP BB_42 (MLB C)
0101	X140 DEV BB_42
1010	X140 AP BB_26A (MLB D)
1011	X140 DEV BB_26A
1110	X140 AP BB_26 (MLB E)
1111	X140 DEV BB_26

- S/W READ FLOW
1. SET GPIO AS INPUT
  2. DISABLE PU AND ENABLE PD
  3. READ


BOARD REVISION




BRD_REV[2-0]	SETTING
000	PROTO
001	PROTO 2
010	EVT
011	DVT

- S/W READ FLOW
1. SET GPIO AS INPUT
  2. ENABLE PU AND DISABLE PD
  3. READ

JTAG




AP TESTMODE



25 USB BRICKID PMU USB BRICKID 30

SYNC MASTER=N/A		SYNC DATE=N/A	
AP: MISC & ALIASES			
DRAWING NUMBER		051-9385	
REVISION		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		12 OF 154	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT		10 OF 39	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



U1300  
H4G-DRAM  
XXXMB  
BGA

SYM 1 OF 2  
OMIT\_TABLE

DDR1 CA<0>	T15	CA0_1	G16	DDR0 CA<0>
DDR1 CA<1>	U15	CA1_1	G17	DDR0 CA<1>
DDR1 CA<2>	U14	CA2_1	H17	DDR0 CA<2>
DDR1 CA<3>	V14	CA3_1	H18	DDR0 CA<3>
DDR1 CA<4>	T13	CA4_1	J16	DDR0 CA<4>
DDR1 CA<5>	T9	CA5_1	N16	DDR0 CA<5>
DDR1 CA<6>	U9	CA6_1	N17	DDR0 CA<6>
DDR1 CA<7>	U8	CA7_1	P17	DDR0 CA<7>
DDR1 CA<8>	V8	CA8_1	P18	DDR0 CA<8>
DDR1 CA<9>	T7	CA9_1	R16	DDR0 CA<9>
DDR1 CK P	U12	CK_1	K17	DDR0 CK P
DDR1 CK N	U11	CKB_1	L17	DDR0 CK N
DDR1 CKE<0>	V13	CKE_1	J18	DDR0 CKE<0>
DDR1 CSN<0>	U13	CSB_1	J17	DDR0 CSN<0>
DDR1 DM<1>	C12	DM0_1	K3	DDR0 DM<1>
DDR1 DM<0>	B10	DM1_1	M2	DDR0 DM<0>
DDR1 DM<3>	B16	DM2_1	G4	DDR0 DM<3>
DDR1 DM<2>	D7	DM3_1	T2	DDR0 DM<2>
DDR1 DQ<8>	C15	DQ0_1	G3	DDR0 DQ<8>
DDR1 DQ<9>	D15	DQ1_1	G2	DDR0 DQ<9>
DDR1 DQ<10>	B14	DQ2_1	H5	DDR0 DQ<10>
DDR1 DQ<11>	C14	DQ3_1	H4	DDR0 DQ<11>
DDR1 DQ<12>	D14	DQ4_1	H3	DDR0 DQ<12>
DDR1 DQ<13>	E14	DQ5_1	H2	DDR0 DQ<13>
DDR1 DQ<14>	B13	DQ6_1	J3	DDR0 DQ<14>
DDR1 DQ<15>	C13	DQ7_1	J2	DDR0 DQ<15>
DDR1 DQ<0>	C9	DQ8_1	M4	DDR0 DQ<0>
DDR1 DQ<1>	D9	DQ9_1	N3	DDR0 DQ<1>
DDR1 DQ<2>	B8	DQ10_1	P5	DDR0 DQ<2>
DDR1 DQ<3>	C8	DQ11_1	F4	DDR0 DQ<3>
DDR1 DQ<4>	D8	DQ12_1	F3	DDR0 DQ<4>
DDR1 DQ<5>	E8	DQ13_1	F2	DDR0 DQ<5>
DDR1 DQ<6>	B7	DQ14_1	R4	DDR0 DQ<6>
DDR1 DQ<7>	C7	DQ15_1	R3	DDR0 DQ<7>
DDR1 DQ<24>	B18	DQ16_1	B2	DDR0 DQ<24>
DDR1 DQ<25>	C18	DQ17_1	C2	DDR0 DQ<25>
DDR1 DQ<26>	D18	DQ18_1	D3	DDR0 DQ<26>
DDR1 DQ<27>	E18	DQ19_1	D2	DDR0 DQ<27>
DDR1 DQ<28>	B17	DQ20_1	E4	DDR0 DQ<28>
DDR1 DQ<29>	D17	DQ21_1	E3	DDR0 DQ<29>
DDR1 DQ<30>	E17	DQ22_1	E2	DDR0 DQ<30>
DDR1 DQ<31>	E16	DQ23_1	F2	DDR0 DQ<31>
DDR1 DQ<16>	B6	DQ24_1	T5	DDR0 DQ<16>
DDR1 DQ<17>	B5	DQ25_1	U5	DDR0 DQ<17>
DDR1 DQ<18>	C5	DQ26_1	U4	DDR0 DQ<18>
DDR1 DQ<19>	D5	DQ27_1	U2	DDR0 DQ<19>
DDR1 DQ<20>	B4	DQ28_1	V5	DDR0 DQ<20>
DDR1 DQ<21>	C4	DQ29_1	V4	DDR0 DQ<21>
DDR1 DQ<22>	B3	DQ30_1	V3	DDR0 DQ<22>
DDR1 DQ<23>	C3	DQ31_1	V2	DDR0 DQ<23>
DDR1 DQS P<1>	D13	DQS0_1	J4	DDR0 DQS P<1>
DDR1 DQS N<1>	D12	DQS0B_1	K4	DDR0 DQS N<1>
DDR1 DQS P<0>	D10	DQS1_1	M4	DDR0 DQS P<0>
DDR1 DQS N<0>	C10	DQS1B_1	M3	DDR0 DQS N<0>
DDR1 DQS P<3>	C16	DQS2_1	F4	DDR0 DQS P<3>
DDR1 DQS N<3>	D16	DQS2B_1	F3	DDR0 DQS N<3>
DDR1 DQS P<2>	D6	DQS3_1	T3	DDR0 DQS P<2>
DDR1 DQS N<2>	C6	DQS3B_1	T4	DDR0 DQS N<2>
PPVREF DDR1 CA	U10	VREFCA_1	M17	PPVREF DDR0 CA
PPVREF DDR1 DO	D11	VREFDQ_1	L4	PPVREF DDR0 DO
DDR1 ZQ	U7	ZQ_1	R17	DDR0 ZQ

SYNC MASTER=N/A SYNC DATE=N/A

DDR 0 AND 1


Apple Inc.

DRAWING NUMBER: 051-9385 SIZE: D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED


PAGE: 13 OF 154  
SHEET: 11 OF 39



**U1400 H4G-DRAM XXXMB BGA**  
SYM 1 OF 2 OMIT\_TABLE

38	DDR3 CA<0>	T15	CA0_1	CA0_2	G16	DDR2 CA<0>	38
38	DDR3 CA<1>	U15	CA1_1	CA1_2	G17	DDR2 CA<1>	38
38	DDR3 CA<2>	U14	CA2_1	CA2_2	H17	DDR2 CA<2>	38
38	DDR3 CA<3>	V14	CA3_1	CA3_2	H18	DDR2 CA<3>	38
38	DDR3 CA<4>	T13	CA4_1	CA4_2	J16	DDR2 CA<4>	38
38	DDR3 CA<5>	T9	CA5_1	CA5_2	N16	DDR2 CA<5>	38
38	DDR3 CA<6>	U9	CA6_1	CA6_2	N17	DDR2 CA<6>	38
38	DDR3 CA<7>	U8	CA7_1	CA7_2	P17	DDR2 CA<7>	38
38	DDR3 CA<8>	V8	CA8_1	CA8_2	P18	DDR2 CA<8>	38
38	DDR3 CA<9>	T7	CA9_1	CA9_2	R16	DDR2 CA<9>	38
38	DDR3 CK P	U12	CK_1	CK_2	K17	DDR2 CK P	38
38	DDR3 CK N	U11	CKB_1	CKB_2	L17	DDR2 CK N	38
38	DDR3 CKE<0>	V13	CKE_1	CKE_2	J18	DDR2 CKE<0>	38
38	DDR3 CSN<0>	U13	CSB_1	CSB_2	J17	DDR2 CSN<0>	38
38	DDR3 DM<1>	C12	DM0_1	DM0_2	K3	DDR2 DM<1>	38
38	DDR3 DM<0>	B10	DM1_1	DM1_2	M2	DDR2 DM<0>	38
38	DDR3 DM<3>	B16	DM2_1	DM2_2	G4	DDR2 DM<3>	38
38	DDR3 DM<2>	D7	DM3_1	DM3_2	T2	DDR2 DM<2>	38
38	DDR3 DQ<8>	C15	DQ0_1	DQ0_2	G3	DDR2 DQ<8>	38
38	DDR3 DQ<9>	D15	DQ1_1	DQ1_2	G2	DDR2 DQ<9>	38
38	DDR3 DQ<10>	B14	DQ2_1	DQ2_2	H5	DDR2 DQ<10>	38
38	DDR3 DQ<11>	C14	DQ3_1	DQ3_2	H4	DDR2 DQ<11>	38
38	DDR3 DQ<12>	D14	DQ4_1	DQ4_2	H3	DDR2 DQ<12>	38
38	DDR3 DQ<13>	E14	DQ5_1	DQ5_2	J2	DDR2 DQ<13>	38
38	DDR3 DQ<14>	B13	DQ6_1	DQ6_2	J2	DDR2 DQ<14>	38
38	DDR3 DQ<15>	C13	DQ7_1	DQ7_2	J2	DDR2 DQ<15>	38
38	DDR3 DQ<0>	C9	DQ8_1	DQ8_2	N4	DDR2 DQ<0>	38
38	DDR3 DQ<1>	D9	DQ9_1	DQ9_2	N3	DDR2 DQ<1>	38
38	DDR3 DQ<2>	B8	DQ10_1	DQ10_2	P5	DDR2 DQ<2>	38
38	DDR3 DQ<3>	C8	DQ11_1	DQ11_2	P4	DDR2 DQ<3>	38
38	DDR3 DQ<4>	D8	DQ12_1	DQ12_2	P3	DDR2 DQ<4>	38
38	DDR3 DQ<5>	E8	DQ13_1	DQ13_2	P2	DDR2 DQ<5>	38
38	DDR3 DQ<6>	B7	DQ14_1	DQ14_2	R4	DDR2 DQ<6>	38
38	DDR3 DQ<7>	C7	DQ15_1	DQ15_2	R3	DDR2 DQ<7>	38
38	DDR3 DQ<24>	B18	DQ16_1	DQ16_2	B2	DDR2 DQ<24>	38
38	DDR3 DQ<25>	C18	DQ17_1	DQ17_2	C2	DDR2 DQ<25>	38
38	DDR3 DQ<26>	D18	DQ18_1	DQ18_2	D3	DDR2 DQ<26>	38
38	DDR3 DQ<27>	E18	DQ19_1	DQ19_2	D2	DDR2 DQ<27>	38
38	DDR3 DQ<28>	B17	DQ20_1	DQ20_2	E4	DDR2 DQ<28>	38
38	DDR3 DQ<29>	D17	DQ21_1	DQ21_2	E3	DDR2 DQ<29>	38
38	DDR3 DQ<30>	E17	DQ22_1	DQ22_2	E2	DDR2 DQ<30>	38
38	DDR3 DQ<31>	E16	DQ23_1	DQ23_2	F2	DDR2 DQ<31>	38
38	DDR3 DQ<16>	B6	DQ24_1	DQ24_2	T5	DDR2 DQ<16>	38
38	DDR3 DQ<17>	B5	DQ25_1	DQ25_2	U5	DDR2 DQ<17>	38
38	DDR3 DQ<18>	C5	DQ26_1	DQ26_2	U4	DDR2 DQ<18>	38
38	DDR3 DQ<19>	D5	DQ27_1	DQ27_2	U2	DDR2 DQ<19>	38
38	DDR3 DQ<20>	B4	DQ28_1	DQ28_2	V5	DDR2 DQ<20>	38
38	DDR3 DQ<21>	C4	DQ29_1	DQ29_2	V4	DDR2 DQ<21>	38
38	DDR3 DQ<22>	B3	DQ30_1	DQ30_2	V3	DDR2 DQ<22>	38
38	DDR3 DQ<23>	C3	DQ31_1	DQ31_2	V2	DDR2 DQ<23>	38
38	DDR3 DQS P<1>	D13	DQS0_1	DQS0_2	J4	DDR2 DQS P<1>	38
38	DDR3 DQS N<1>	D12	DQS0_1	DQS0_2	K4	DDR2 DQS N<1>	38
38	DDR3 DQS P<0>	D10	DQS1_1	DQS1_2	M4	DDR2 DQS P<0>	38
38	DDR3 DQS N<0>	C10	DQS1_1	DQS1_2	M3	DDR2 DQS N<0>	38
38	DDR3 DQS P<3>	C16	DQS2_1	DQS2_2	F4	DDR2 DQS P<3>	38
38	DDR3 DQS N<3>	D16	DQS2_1	DQS2_2	F3	DDR2 DQS N<3>	38
38	DDR3 DQS P<2>	D6	DQS3_1	DQS3_2	T3	DDR2 DQS P<2>	38
38	DDR3 DQS N<2>	C6	DQS3_1	DQS3_2	T4	DDR2 DQS N<2>	38
38	PPVREF DDR3 CA	U10	VREFCA_1	VREFCA_2	M17	PPVREF DDR2 CA	38
38	PPVREF DDR3 DO	D11	VREFDQ_1	VREFDQ_2	L4	PPVREF DDR2 DO	38
38	DDR3 ZQ	U7	ZQ_1	ZQ_2	R17	DDR2 ZQ	38

SYNC MASTER=N/A		SYNC DATE=N/A	
<b>DDR 2 AND 3</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9385	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH	
		PAGE	14 OF 154
		SHEET	12 OF 39



### TEST POINTS

DO NOT PLACE IN NAND SINGLE PCS SHIELD CAN AREA

- 38 13 6 FMI0 AD<0> TP1600
- 38 13 6 FMI0 ALE TP1601
- 38 13 6 FMI0 CLE TP1602
- 38 13 6 FMI0 RE L TP1603
- 38 13 6 FMI0 WE L TP1605
- 38 13 6 FMI0 DQS TP1613
- 38 13 6 FMI1 AD<0> TP1606
- 38 13 6 FMI1 ALE TP1607
- 38 13 6 FMI1 CLE TP1608
- 38 13 6 FMI1 RE L TP1609
- 38 13 6 FMI1 WE L TP1611
- 38 13 6 FMI1 DQS TP1615

SYNC MASTER=N/A		SYNC DATE=N/A	
<b>NAND</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9385	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	16 OF 154
		SHEET	13 OF 39


www.laptop-schematics.com

### WIFI ALIASES

36 4	HSIC1 WLAN DATA	WAKE	BASE-TXN	50 HSIC WLAN DATA	27
36 4	HSIC1 WLAN STB	WAKE	BASE-TXN	50 HSIC WLAN STROBE	27
36 5	GPIO WLAN HSIC HOST RDY	WAKE	BASE-TXN	AP HSIC3 RDY	27
36 5	GPIO WLAN HSIC DEV RDY	WAKE	BASE-TXN	DEV HSIC3 RDY	27
30	PMU GPIO WLAN REG ON	WAKE	BASE-TXN	WLAN REG ON	27
30	PMU GPIO WLAN HOST WAKE	WAKE	BASE-TXN	HOST WAKE WLAN	27
30	PMU GPIO BT REG ON	WAKE	BASE-TXN	BT REG ON	27
30	PMU GPIO BT HOST WAKE	WAKE	BASE-TXN	HOST WAKE BT	27
5	GPIO BT WAKE	WAKE	BASE-TXN	BT WAKE	27
36 5	UART3 BT RXD	WAKE	BASE-TXN	BT UART TXD	27
36 5	UART3 BT TXD	WAKE	BASE-TXN	BT UART RXD	27
36 5	UART3 BT CTS L	WAKE	BASE-TXN	BT UART RTS L	27
36 5	UART3 BT RTS L	WAKE	BASE-TXN	BT UART CTS L	27
36 30	PMU GPIO CLK 32K WLAN	WAKE	BASE-TXN	CLK32K AP	27
36 5	I2S2 BT BCLK	WAKE	BASE-TXN	BT PCM CLK	27
36 5	I2S2 BT DOUT	WAKE	BASE-TXN	BT PCM IN	27
36 5	I2S2 BT DIN	WAKE	BASE-TXN	BT PCM OUT	27
36 5	I2S2 BT LRCK	WAKE	BASE-TXN	BT PCM SYNC	27
36 5	UART4 WLAN RXD	WAKE	BASE-TXN	WLAN UART TXD	27
36 5	UART4 WLAN TXD	WAKE	BASE-TXN	WLAN UART RXD	27
5	GPIO WL HSIC RESUME	WAKE	BASE-TXN	WLAN HSIC3 RESUME	27
34	VDDIO WLAN BT 1V8	WAKE	BASE-TXN	PP WL BT VDDIO AP	27

www.laptop-schematics.com


www.laptop-schematics.com

SYNC MASTER=N/A		SYNC DATE=N/A	
<b>ALIASES</b>			
 Apple Inc.		DRAWING NUMBER 051-9385	SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE 21 OF 154
			SHEET 14 OF 39

# EDP CONNECTOR

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
155S0667	155S0583	L2242, L2243, L2244, L2245, L2246, L2247, L2248, L2249	L2242, L2243, L2244, L2245, L2246, L2247, L2248, L2249	L2242, L2243, L2244, L2245, L2246, L2247, L2248, L2249
155S0625	155S0559	L2220, L2221, L2222, L2223, L2224, L2225, L2226, L2227, L2228, L2229	L2220, L2221, L2222, L2223, L2224, L2225, L2226, L2227, L2228, L2229	L2220, L2221, L2222, L2223, L2224, L2225, L2226, L2227, L2228, L2229

RADAR://PROBLEM/9015335



www.laptop-schematics.com


www.laptop-schematics.com

www.laptop-schematics.com

PAGE TITLE		SYNC DATE=N/A	
VIDEO: EDP CONNECTOR		DRAWING NUMBER	SIZE
Apple Inc.		051-9385	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		A.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	22 OF 154
II NOT TO REPRODUCE OR COPY IT		SHEET	15 OF 39
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
34380525	1	IC,ASIC,GROUNDHOG B0,120B BGA	U3003	CRITICAL	

**CONNECTORS TO GRAPE FLEX**




P/N 518S0828

MATES WITH LEFTMOST GRAPE FLEX TAIL

CRITICAL  
J3010


502250-8037-B  
F-RT-SM









MATES WITH RIGHTMOST GRAPE FLEX TAIL

CRITICAL  
J3011

502250-8037-B  
F-RT-SM



**BOOST CONVERTOR**



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
31180523	31180485		U3007	
31180524	31180533		U3009	
31180525	31180532		U3010	

SYNC MASTER=N/A SYNC DATE=N/A

**GRAPE: GROUNDHOG, CONN, BOOST**


Apple Inc.

DRAWING NUMBER: 051-9385  
REVISION: A.0.0


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
I NOT TO REPRODUCE OR COPY IT  
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
I ALL RIGHTS RESERVED

PAGE: 30 OF 154  
SHEET: 16 OF 39

ZEPHYR 1+ ASIC



ARM9 MCU (Z2 BASED)



CFG1	CFG0	MODE
0	0	DEPENDENT 1
0	1	DEPENDENT 2
1	0	AUTONOMOUS
1	1	SLAVE

K48 USES DEPENDENT 2 MODE

Z2 - PRODUCT STRAP OPTIONS

BON_L5	BON_L4	BON_L3	MODE
LOW	X	X	K48
FLOAT	FLOAT	FLOAT	K94
FLOAT	LOW	FLOAT	J2
ALL OTHER STRAPS			CRITICAL ERROR
DEFAULT			J2

SYNC MASTER=N/A SYNC DATE=N/A


PAGE TITLE: GRAPE: Z1, Z2

Apple Inc. DRAWING NUMBER: 051-9385 SIZE: D

REVISION: A.0.0


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

BRANCH: PAGE: 31 OF 154 SHEET: 17 OF 39




PAGE TITLE		SYNC DATE=N/A	
<b>AUDIO: L81 CODEC</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		051-9385	D
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		REVISION	A.0.0
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	18 OF 39
II NOT TO REPRODUCE OR COPY IT		PAGE	36 OF 154
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED			






APN: 518S0828

CRITICAL  
J5400  
502250-8037-B  
F-RT-SM




APN: 518S0828

CRITICAL  
J5401  
502250-8037-B  
F-RT-SM








SYNC MASTER=N/A		SYNC DATE=N/A	
<b>SENSOR FLEX CONN</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9385	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		54 OF 154	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		20 OF 39	
IV ALL RIGHTS RESERVED			






SYNC MASTER=N/A		SYNC DATE=N/A	
<b>SENSOR CONN FILTERS 1</b>			
Apple Inc.		DRAWING NUMBER	051-9385
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		PAGE	55 OF 154
		SHEET	21 OF 39

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
15580643	15580373	?	05600, 05601, 05620, 05630, 05640, 05645, 05660, 05670	RADAR: 8376668




DO NOT STUFF WITHOUT AUDIO TEST APPROVAL AND RECHARACTERIZATION




1 NOSTUFF  
C5620  
27PF  
2 5V  
N501  
0201



PAGE TITLE		SYNC DATE=N/A	
<b>SENSOR CONN FILTERS 2</b>			
Apple Inc.		DRAWING NUMBER	051-9385
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	56 OF 154
		SHEET	22 OF 39



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
377S0116	377S0108		DZ5760	RDAR://PROBLEM/837043
155S0320	155S0513		L5700, L5701	RDAR://PROBLEM/962560
155S0657	155S0537		FL5710, FL5790	
155S0741	155S0397		L5757	RDAR://PROBLEM/1123881



D  
C  
B  
A

D  
C  
B  
A

www.laptop-schematics.com

www.laptop-schematics.com


www.laptop-schematics.com

SYNC MASTER=N/A		SYNC DATE=N/A	
<b>E75 DOCK SUPPORT</b>			
Apple Inc.		DRAWING NUMBER	051-9385
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	57 OF 154
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	23 OF 39
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


www.laptop-schematics.com

### IO FLEX CONNECTOR


PN 516S0542 (PLUG - MALE)



www.laptop-schematics.com



SYNC MASTER=N/A		SYNC DATE=N/A	
PAGE TITLE			
IO FLEX CONN			
DRAWING NUMBER		SIZE	
051-9385		D	
REVISION		BRANCH	
A.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
58 OF 154		24 OF 39	



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
34380614	1	IC,ASIC,TRISTAR,CSTL1608,A1_MLSP36	U5900	CRITICAL	

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
15580773	15580453	?	FL5990	RDAR:///PROBLEM/10882925

NOTE: ISOLATE SELECT SIGNAL FROM PMU ON MLB\_B AND MLB\_C SO THE MUX IS PERMANENTLY POINTED TO THE DOCK


SYNC MASTER=N/A		SYNC DATE=N/A	
<b>TRISTAR</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-9385	D
		REVISION	
		BRANCH	
		PAGE	59 OF 154
		SHEET	25 OF 39

# CELLULAR/GPS HOTBAR PADS


www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com



## DEBUG



SYNC MASTER=N/A		SYNC DATE=N/A	
<b>CONNECTOR: CELLULAR</b>			
Apple Inc.		DRAWING NUMBER	051-9385
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	60 OF 154
		SHEET	26 OF 39
		SIZE	D

# WLAN/BT


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
339S0171	1	WIFI MODULE - MURATA	U6101_RF	CRITICAL	

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
339S0175	339S0171		U6101_RF	WIFI MODULE - USI
311S0548	311S0398		U6102_RF	

## ANTENNA CONNECTOR

## CONDUCTED TEST PORT



GPIO#	SDIO_DATA<1>	SDIO_DATA<2>	MODE	DEFAULT ARM STATE
0	X	X	SDIO	IN RESET
1	X	0	GSPI	IN RESET
1	0	1	HSIC	OUT OF RESET
1	1	1	BOOTLESS HSIC	IN RESET

### CHANGE LIST

- 07FEB2012 MUSHTAQ COPIED FROM N41, ADDED J2 ANT MATCH/CONN C6107 FROM 20PF TO 8.2PF, C6108 FROM 10PF TO 4.7PF U6104 FROM SOSHIN TO MURATA LFD212G45DS5D355
- 13FEB2012 AMANDA CHANGED OMIT TO OMIT\_TABLE AND UPDATED BOM OPTION TABLES TO ALTERNATE TABLES REMOVED BOM TABLE FOR C6111\_RF (NOW ALWAYS NOSTUFF)


27 14	WLAN_REG_ON	1	PP6102_RF	P4MM
27 14	HOST_WAKE_WLAN	1	PP6103_RF	P4MM
27 14	AP_HSIC3_RDY	1	PP6104_RF	P4MM
27 14	DEV_HSIC3_RDY	1	PP6105_RF	P4MM
27 14	WLAN_UART_RXD	1	PP6106_RF	P4MM
27 14	WLAN_UART_TXD	1	PP6107_RF	P4MM
27 14	AGG_CHANNEL	1	PP6109_RF	P4MM
27 14	50_HSIC_WLAN_DATA	1	PP6110_RF	P4MM
27 14	50_HSIC_WLAN_STROBE	1	PP6111_RF	P4MM
27 14	HSIC_DEVICE_RDY	1	PP6112_RF	P4MM

PAGE TITLE		SYNC DATE=N/A	
<b>WIFI/BT</b>			
Apple Inc.	DRAWING NUMBER	051-9385	SIZE D
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		61 OF 154	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		27 OF 39	
IV ALL RIGHTS RESERVED			

www.laptop-schematics.com


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
155S0644	155S0274	?		RDAR://PROBLEM/11282371

FL7500, L3620, L5550, L5730



SYNC_MASTER=MADHAVI		SYNC_DATE=12/06/2011	
POWER: BATTERY CONNECTOR			
DRAWING NUMBER		SIZE	
051-9385		D	
REVISION		BRANCH	
A.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
75 OF 154		28 OF 39	





PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
10780150	10780208	?		RDAR://PROBLEM/8380367

SYNC MASTER=MADHAVI SYNC DATE=12/06/2011

**PMU: ADRIANA PAGE 2**

Apple Inc.

DRAWING NUMBER: 051-9385 SIZE: D

REVISION: A.0.0


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 82 OF 154  
 SHEET: 30 OF 39

www.laptop-schematics.com


www.laptop-schematics.com

www.laptop-schematics.com




SYNC_MASTER=MADHAVI		SYNC_DATE=12/06/2011	
PAGE TITLE: PMU: ADRIANA PAGE 3			
DRAWING NUMBER: 051-9385		SIZE: D	
REVISION: A.0.0		BRANCH:	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE: 83 OF 154	
		SHEET: 31 OF 39	

### DEBUG RESET ACCESS



### SOCHOT TO PMU TDEV1/TDEV2



SYNC MASTER=MLB		SYNC DATE=11/09/2011	
<b>DEBUG/MISC.</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9385	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		90 OF 154	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		32 OF 39	
IV ALL RIGHTS RESERVED			

D

D

C

C




B

B

A


A

www.laptop-schematics.com  
PLATED THROUGH HOLES  
DRILL SIZE: 1.1MM X 0.4MM  
PLATING SIZE: 1.4MM X 0.7MM




www.laptop-schematics.com

www.laptop-schematics.com


SYNC MASTER=N/A		SYNC DATE=N/A	
<b>TEST/HOLES/FIDUCUALS</b>			
 Apple Inc.		DRAWING NUMBER	051-9385
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	93 OF 154
		SHEET	33 OF 39

# POWER CONNECTIONS


## BUCK0A



## BUCK0B




## BUCK0C




## BUCK2




## BUCK3




## BUCK4




## BUCK3\_SW




## BUCK4\_SW




## BUCK5




## BACKLIGHT BOOST




## LDO1




## LDO2




## LDO3 (NO LONGER NEEDED)




## LDO4



## LDO6




## LDO7




## LDO8




## LDO9




## LDO11




## LDO12




## LDO16



## CHARGER MAIN



## BATTERY



## USB POWER INPUT



PAGE TITLE		SYNC DATE=N/A	
<b>POWER ALIASES</b>			
Apple Inc.	DRAWING NUMBER	051-9385	SIZE D
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		121 OF 154	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		34 OF 39	
IV ALL RIGHTS RESERVED			

MLB CONSTRAINTS

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, BOTTOM	NO_TYPE, BGA, BGA06-06, BGA_P4	MM	16.2

PHYSICAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=45_OHM_SE	=45_OHM_SE	3.0 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

SINGLE-ENDED PHYSICAL RULES  
45 OHMS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.105 MM	0.055 MM	3.0 MM		
45_OHM_SE	ISL2, ISL9	Y	0.055 MM	0.055 MM	3.0 MM		
45_OHM_SE	ISL3, ISL8	Y	0.065 MM	0.055 MM	3.0 MM		
45_OHM_SE	ISL4, ISL7	Y	0.053 MM	0.055 MM	3.0 MM		
45_OHM_SE	ISL5	Y	0.072 MM	0.055 MM	3.0 MM		
45_OHM_SE	ISL6	Y	0.059 MM	0.055 MM	3.0 MM		

90 OHMS DIFFERENTIAL PAIR PHYSICAL RULES

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	TOP, BOTTOM	Y	0.090 MM	0.090 MM	=STANDARD	0.170 MM	0.170 MM
90_OHM_DIFF	ISL2, ISL9	Y	0.062 MM	0.062 MM	=STANDARD	0.190 MM	0.190 MM
90_OHM_DIFF	ISL3, ISL8	Y	0.062 MM	0.052 MM	=STANDARD	0.190 MM	0.190 MM
90_OHM_DIFF	ISL4, ISL7	Y	0.051 MM	0.051 MM	=STANDARD	0.190 MM	0.190 MM
90_OHM_DIFF	ISL5, ISL6	Y	0.052 MM	0.052 MM	=STANDARD	0.105 MM	0.105 MM

DDR 45 OHMS SINGLE-ENDED PHYSICAL RULES

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DDR_45_OHM_SE	TOP, BOTTOM	Y	0.105 MM	0.105 MM	3.0 MM		
DDR_45_OHM_SE	ISL2	Y	0.055 MM	0.055 MM	3.0 MM		
DDR_45_OHM_SE	ISL3	Y	0.065 MM	0.065 MM	3.0 MM		
DDR_45_OHM_SE	ISL4	Y	0.053 MM	0.053 MM	3.0 MM		
DDR_45_OHM_SE	ISL5, ISL6	Y	0.072 MM	0.072 MM	3.0 MM		
DDR_45_OHM_SE	*	N	0.055 MM	0.055 MM	3.0 MM		

DDR 90 OHMS DIFFERENTIAL PAIR PHYSICAL RULES

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DDR_90_OHM_DIFF	TOP, BOTTOM	Y	0.090 MM	0.090 MM	=STANDARD	0.170 MM	0.170 MM
DDR_90_OHM_DIFF	ISL2	Y	0.062 MM	0.062 MM	=STANDARD	0.190 MM	0.190 MM
DDR_90_OHM_DIFF	ISL3	Y	0.062 MM	0.062 MM	=STANDARD	0.190 MM	0.190 MM
DDR_90_OHM_DIFF	ISL4	Y	0.051 MM	0.051 MM	=STANDARD	0.190 MM	0.190 MM
DDR_90_OHM_DIFF	ISL5, ISL6	Y	0.066 MM	0.066 MM	=STANDARD	0.180 MM	0.180 MM
DDR_90_OHM_DIFF	*	N	0.056 MM	0.056 MM	=STANDARD	0.180 MM	0.180 MM

WIFI PHYSICAL RULES

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
WIFI_50S	TOP, BOTTOM	Y	0.245 MM	0.2 MM	=STANDARD		
WIFI_50S	*	N	=STANDARD	=STANDARD	=STANDARD		
WIFI_PWR100	*	Y	0.10 MM	0.050 MM	=STANDARD		
WIFI_PWR1000	*	Y	1.00 MM	0.100 MM	=STANDARD		

MISC PHYSICAL RULES

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.08 MM	0.08 MM
SPEAKER	*	Y	0.5 MM	0.20 MM	10 MM	0.10 MM	0.10 MM
AUDIO_DIFF	*	Y	0.1 MM	0.09 MM	10 MM	0.10 MM	0.10 MM
LED	*	Y	0.1 MM	0.09 MM	10 MM	0.08 MM	0.08 MM
TEMP_SENSE	*	Y	0.1 MM	0.09 MM	10 MM	0.08 MM	0.08 MM

BGA AREA PHYSICAL RULES

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	BGA	BGA_PHY

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
BGA_PHY	*	Y	0.060 MM	0.060 MM	=STANDARD	0.076 MM	0.075 MM

TCF VERSION (USING SPACING RULE)

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TCF_VERSION	*	0.104 MM	?

0.104 - 11/30/2011

TCF\_VERSION NC\_UART5\_TXD ASSIGNING RULE TO NC NET

SPACING CONSTRAINTS

DEFAULT/BGA SPACING RULES

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.100 MM	?
STANDARD	*	=DEFAULT	?
BGA_SPA	*	=DEFAULT	?
BGA_P4_SPA	*	0.200 MM	?

REGULAR SPACING RULES

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.050 MM	?
0P08_SPACING	*	0.080 MM	?
1.5:1_SPACING	*	0.075 MM	?
2:1_SPACING	*	0.100 MM	?
2.5:1_SPACING	*	0.125 MM	?
3:1_SPACING	*	0.150 MM	?
4:1_SPACING	*	0.200 MM	?
5:1_SPACING	*	0.250 MM	?
0P5MM_SPACING	*	0.5 MM	?
0P64MM_SPACING	*	0.64 MM	?
0P2_SPACING	*	0.20 MM	?

POWER/GND SPACING RULES

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PWR_P1SPACING	*	0.1 MM	
GND_P1SPACING	*	0.1 MM	
SWITCHNODE	*	0.2 MM	

POWER

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PWR	*	Y	0.6MM	0.20 MM	3.0 MM		
GND_PH	*	Y	0.6MM	0.075 MM	3.0 MM		
PWR_PMU	*	Y	0.6MM	0.20 MM	3.0 MM		

MISC

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_SPA
CLK	*	BGA	BGA_SPA
GND	*	*	GND_P1SPACING
SWITCHNODE	*	*	SWITCHNODE
ANLG	*	*	3:1_SPACING
*	*	BGA_P4	BGA_P4_SPA

NOTES:

- 0.075 MM ~ 3 MIL
- 0.089 MM ~ 3.5 MIL
- 0.102 MM ~ 4 MIL
- 0.114 MM ~ 4.5 MIL
- 0.125 MM ~ 5 MIL
- 0.140 MM ~ 5.5 MIL
- 0.15 MM ~ 6 MIL
- 0.18 MM ~ 7 MIL
- 0.2 MM ~ 8 MIL
- 0.25 MM ~ 10 MIL
- 0.3 MM ~ 12 MIL
- 0.33 MM ~ 13 MIL
- 0.4 MM ~ 16 MIL
- 1.0 MM = 39.37 MIL

SYNC MASTER=MIKE		SYNC DATE=11/30/2011	
<b>CONSTRAINTS: MLB RULES</b>			
Apple Inc.		DRAWING NUMBER	051-9385
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		PAGE	150 OF 154
		SHEET	35 OF 39

Clock Signal Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CLK_50S	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK	*	*	3:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PHYSICAL	SPACING	
	PHYSICAL	SPACING			
CLK	CLK_50S	CLK	PMU GPIO CLK 32K GRAPE	17	30
CLK	CLK_50S	CLK	PMU GPIO CLK 32K WLAN	14	30
CLK	CLK_50S	CLK	ISP1 CAM FF CLK	7	22
CLK	CLK_50S	CLK	CONN ISP1 CAM FF CLK	20	22
CLK	CLK_50S	CLK	ISP0 CAM RF CLK	7	22
CLK	CLK_50S	CLK	CONN ISP0 CAM RF CLK	20	22
I2S	I2S_50S	I2S	I2S0 CODEC ASP MCK	5	36
I2S	I2S_50S	I2S	I2S0 CODEC ASP MCK R	5	18 36
CLK	CLK_50S	CLK	ISP0 CAM RF CLK R	7	
CLK	CLK_50S	CLK	ISP1 CAM FF CLK R	7	
CLK	CLK_50S	CLK	ISP1 CAM FF C	22	
CLK	CLK_50S	CLK	ISP0 CAM RF C	22	
CLK	CLK_50S	CLK	ISP1 CAM FF FILT	22	
CLK	CLK_50S	CLK	ISP0 CAM RF FILT	22	

UART

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
UART_50S	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
UART	*	*	3:1_SPACING
UART	UART	*	2:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PHYSICAL	SPACING	
	PHYSICAL	SPACING			
UART	UART_50S	UART	UART2 TS ACC RXD	5	25
UART	UART_50S	UART	UART2 TS ACC TXD	5	25
UART	UART_50S	UART	UART4 WLAN RXD	5	14
UART	UART_50S	UART	UART4 WLAN TXD	5	14
UART	UART_50S	UART	UART1 BB CTS L	5	26
UART	UART_50S	UART	UART1 BB RTS L	5	26
UART	UART_50S	UART	UART1 BB TXD	5	26
UART	UART_50S	UART	UART1 BB RXD	5	26
UART	UART_50S	UART	UART3 BT CTS L	5	14
UART	UART_50S	UART	UART3 BT RTS L	5	14
UART	UART_50S	UART	UART3 BT RXD	5	14
UART	UART_50S	UART	UART3 BT TXD	5	14
UART	UART_50S	UART	UART6 AP RXD	5	25
UART	UART_50S	UART	UART6 AP TXD	5	25

SPI

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SPI_50S	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SPI	*	*	2:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PHYSICAL	SPACING	
	PHYSICAL	SPACING			
SPI	SPI_50S	SPI	SPI3 GRAPE MISO	5	16
SPI	SPI_50S	SPI	SPI3 GRAPE MOSI	5	16
SPI	SPI_50S	SPI	SPI3 GRAPE SCLK	5	16
SPI	SPI_50S	SPI	SPI3 GRAPE CS L	5	16
SPI	SPI_50S	SPI	SPI2 IPC MISO	5	18
SPI	SPI_50S	SPI	SPI2 IPC MOSI	5	18
SPI	SPI_50S	SPI	SPI2 IPC SCLK	5	18
SPI	SPI_50S	SPI	GPIO BB HSIC RESUME	5	26
SPI	SPI_50S	SPI	SPI1 CODEC MISO	5	18
SPI	SPI_50S	SPI	SPI1 CODEC MOSI	5	18
SPI	SPI_50S	SPI	SPI1 CODEC SCLK	5	18
SPI	SPI_50S	SPI	SPI1 CODEC CS L	5	18

DWI

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DWI	*	*	2:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PHYSICAL	SPACING	
	PHYSICAL	SPACING			
DWI	DWI	DWI	DWI AP CLK	5	30
DWI	DWI	DWI	DWI AP DI	5	30
DWI	DWI	DWI	DWI AP DO	5	30

JTAG

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
JTAG	*	*	2:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PHYSICAL	SPACING	
	PHYSICAL	SPACING			
JTAG	JTAG	JTAG	JTAG AP TCK	4	25
JTAG	JTAG	JTAG	JTAG AP TMS	4	25
JTAG	JTAG	JTAG	JTAG AP TDI	4	
JTAG	JTAG	JTAG	TR JTAG AP TDO	4	
JTAG	JTAG	JTAG	JTAG AP TRST L	4	10 30

I2C

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
I2C_50S	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
I2C	*	*	1.5:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PHYSICAL	SPACING	
	PHYSICAL	SPACING			
I2C	I2C_50S	I2C	I2C1 SDA 1V8	5	22
I2C	I2C_50S	I2C	I2C1 SCL 1V8	5	22
I2C	I2C_50S	I2C	I2C0 SDA 1V8	5	19 25 30
I2C	I2C_50S	I2C	I2C0 SCL 1V8	5	19 25 30
I2C	I2C_50S	I2C	I2C2 SDA 3V0	5	22
I2C	I2C_50S	I2C	I2C2 SCL 3V0	5	22
I2C	I2C_50S	I2C	ISP0 CAM RF I2C SCL	7	22
I2C	I2C_50S	I2C	ISP0 CAM RF I2C SDA	7	22
I2C	I2C_50S	I2C	ISP1 CAM FF I2C SCL	7	22
I2C	I2C_50S	I2C	ISP1 CAM FF I2C SDA	7	22
I2C	I2C_50S	I2C	CONN I2C1 SDA 1V8	20	22
I2C	I2C_50S	I2C	CONN I2C1 SCL 1V8	20	22
I2C	I2C_50S	I2C	CONN I2C2 SCL 3V0	20	22
I2C	I2C_50S	I2C	CONN I2C2 SDA 3V0	20	22
I2C	I2C_50S	I2C	CONN ISP0 CAM RF I2C SCL	20	22
I2C	I2C_50S	I2C	CONN ISP0 CAM RF I2C SDA	20	22
I2C	I2C_50S	I2C	CONN ISP1 CAM FF I2C SCL	20	22
I2C	I2C_50S	I2C	CONN ISP1 CAM FF I2C SDA	20	22

XTAL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CRYSTAL	*	*	5:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PHYSICAL	SPACING	
	PHYSICAL	SPACING			
CRYSTAL	CRYSTAL	CRYSTAL	XTAL AP 24M I	4	
CRYSTAL	CRYSTAL	CRYSTAL	XTAL AP 24M O	4	
CRYSTAL	CRYSTAL	CRYSTAL	AP 24M O	4	
CRYSTAL	CRYSTAL	CRYSTAL	PMU XTAL	29	
CRYSTAL	CRYSTAL	CRYSTAL	PMU EXTAL	29	

I2S

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
I2S_50S	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
I2S	*	*	3:1_SPACING
I2S	I2S	*	2:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PHYSICAL	SPACING	
	PHYSICAL	SPACING			
I2S	I2S_50S	I2S	I2S0 CODEC ASP BCLK	5	18
I2S	I2S_50S	I2S	I2S0 CODEC ASP LRCK	5	18
I2S	I2S_50S	I2S	I2S0 CODEC ASP DIN	5	18
I2S	I2S_50S	I2S	I2S0 CODEC ASP DOUT	5	18
I2S	I2S_50S	I2S	I2S0 CODEC ASP SPOUT	5	18
I2S	I2S_50S	I2S	I2S0 CODEC ASP MCK	5	36
I2S	I2S_50S	I2S	I2S0 CODEC ASP MCK R	5	18 36
I2S	I2S_50S	I2S	I2S3 CODEC XSP BCLK	5	18
I2S	I2S_50S	I2S	I2S3 CODEC XSP LRCK	5	18
I2S	I2S_50S	I2S	I2S3 CODEC XSP DIN	5	18
I2S	I2S_50S	I2S	I2S3 CODEC XSP DOUT	5	18
I2S	I2S_50S	I2S	I2S0 CODEC XSP SPOUT	5	18
I2S	I2S_50S	I2S	I2S2 BT BCLK	5	14
I2S	I2S_50S	I2S	I2S2 BT LRCK	5	14
I2S	I2S_50S	I2S	I2S2 BT DIN	5	14
I2S	I2S_50S	I2S	I2S2 BT DOUT	5	14

USB

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
USB_90D	*	90_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB	*	*	4:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PHYSICAL	SPACING	
	PHYSICAL	SPACING			
USB	USB_90D	USB	USB AP P	4	25
USB	USB_90D	USB	USB AP N	4	25
USB	USB_90D	USB	USB BBMUX BB P	25	26
USB	USB_90D	USB	USB BBMUX BB N	25	26
USB	USB_90D	USB	USB TS BBMUX P	25	
USB	USB_90D	USB	USB TS BBMUX N	25	
USB	USB_90D	USB	USB11 AP BBMUX P	4	25
USB	USB_90D	USB	USB11 AP BBMUX N	4	25
USB	USB_90D	USB	CONN E75 DPAIR1 P	24	25
USB	USB_90D	USB	CONN E75 DPAIR1 N	24	25
USB	USB_90D	USB	CONN E75 DPAIR2 P	24	25
USB	USB_90D	USB	CONN E75 DPAIR2 N	24	25
USB	USB_90D	USB	TS E75 DPAIR1 P	25	
USB	USB_90D	USB	TS E75 DPAIR1 N	25	
USB	USB_90D	USB	TS E75 DPAIR2 P	25	
USB	USB_90D	USB	TS E75 DPAIR2 N	25	

HSIC

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
HSIC	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
HSIC	*	*	4:1_SPACING
HSIC_RDY	*	*	2:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PHYSICAL	SPACING	
	PHYSICAL	SPACING			
HSIC	HSIC	HSIC	HSIC3 BB DATA	4	26
HSIC	HSIC	HSIC	HSIC3 BB STB	4	26
HSIC	HSIC	HSIC	HSIC1 WLAN DATA	4	14
HSIC	HSIC	HSIC	HSIC1 WLAN STB	4	14
HSIC	HSIC_RDY	HSIC_RDY	GPIO BB HSIC DEV RDY	5	26
HSIC	HSIC_RDY	HSIC_RDY	GPIO BB HSIC HOST RDY	5	26
HSIC	HSIC_RDY	HSIC_RDY	GPIO WLAN HSIC HOST RDY	5	14 36
HSIC	HSIC_RDY	HSIC_RDY	GPIO WLAN HSIC HOST RDY	5	14 36
HSIC	HSIC_RDY	HSIC_RDY	GPIO WLAN HSIC DEV RDY	5	14

SYNC MASTER=MIKE SYNC DATE=11/30/2011

CONSTRAINTS: LOW SPEED BUS

Apple Inc.

DRAWING NUMBER: 051-9385 SIZE: D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 151 OF 154 SHEET: 36 OF 39

MIPI

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MIPI_90D	*	90_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI0C	*	*	4:1_SPACING
MIPI1C	*	*	4:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
MIPI0C	MIPI_90D	MIPI0C	MIPI0C CAM RF CLK P 7 21
MIPI0C	MIPI_90D	MIPI0C	MIPI0C CAM RF CLK N 7 21
MIPI0C	MIPI_90D	MIPI0C	MIPI0C CAM RF DATA P<0> 7 21
MIPI0C	MIPI_90D	MIPI0C	MIPI0C CAM RF DATA N<0> 7 21
MIPI0C	MIPI_90D	MIPI0C	MIPI0C CAM RF DATA P<1> 7 21
MIPI0C	MIPI_90D	MIPI0C	MIPI0C CAM RF DATA N<1> 7 21
MIPI0C	MIPI_90D	MIPI0C	MIPI0C CAM RF CLK F P 20 21
MIPI0C	MIPI_90D	MIPI0C	MIPI0C CAM RF CLK F N 20 21
MIPI0C	MIPI_90D	MIPI0C	MIPI0C CAM RF DATA F P<0> 20 21
MIPI0C	MIPI_90D	MIPI0C	MIPI0C CAM RF DATA F N<0> 20 21
MIPI0C	MIPI_90D	MIPI0C	MIPI0C CAM RF DATA F P<1> 20 21
MIPI0C	MIPI_90D	MIPI0C	MIPI0C CAM RF DATA F N<1> 20 21
MIPI1C	MIPI_90D	MIPI1C	MIPI1C CAM FF CLK P 7 21
MIPI1C	MIPI_90D	MIPI1C	MIPI1C CAM FF CLK N 7 21
MIPI1C	MIPI_90D	MIPI1C	MIPI1C CAM FF DATA P<0> 7 21
MIPI1C	MIPI_90D	MIPI1C	MIPI1C CAM FF DATA N<0> 7 21
MIPI1C	MIPI_90D	MIPI1C	MIPI1C CAM FF CLK F P 20 21
MIPI1C	MIPI_90D	MIPI1C	MIPI1C CAM FF CLK F N 20 21
MIPI1C	MIPI_90D	MIPI1C	MIPI1C CAM FF DATA F P<0> 20 21
MIPI1C	MIPI_90D	MIPI1C	MIPI1C CAM FF DATA F N<0> 20 21

EMBEDDED DISPLAYPORT

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET	NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
EDP_90D	*	90_OHM_DIFF	EDP_50S	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
EDP	*	*	4:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
EDP	EDP_90D	EDP	EDP AUX P 7 15
EDP	EDP_90D	EDP	EDP AUX N 7 15
EDP	EDP_50S	EDP	EDP HPD 7 15
EDP	EDP_90D	EDP	EDP DATA P<0> 7 15
EDP	EDP_90D	EDP	EDP DATA N<0> 7 15
EDP	EDP_90D	EDP	EDP DATA P<1> 7 15
EDP	EDP_90D	EDP	EDP DATA N<1> 7 15
EDP	EDP_90D	EDP	EDP DATA P<2> 7 15
EDP	EDP_90D	EDP	EDP DATA N<2> 7 15
EDP	EDP_90D	EDP	EDP DATA P<3> 7 15
EDP	EDP_90D	EDP	EDP DATA N<3> 7 15
EDP	EDP_90D	EDP	EDP AUX EMI P 15
EDP	EDP_90D	EDP	EDP AUX EMI N 15
EDP	EDP_90D	EDP	EDP DATA EMI P<0> 15
EDP	EDP_90D	EDP	EDP DATA EMI N<0> 15
EDP	EDP_90D	EDP	EDP DATA EMI P<1> 15
EDP	EDP_90D	EDP	EDP DATA EMI N<1> 15
EDP	EDP_90D	EDP	EDP DATA EMI P<2> 15
EDP	EDP_90D	EDP	EDP DATA EMI N<2> 15
EDP	EDP_90D	EDP	EDP DATA EMI P<3> 15
EDP	EDP_90D	EDP	EDP DATA EMI N<3> 15
EDP	EDP_90D	EDP	CONN EDP AUX EMI P 15
EDP	EDP_90D	EDP	CONN EDP AUX EMI N 15
EDP	EDP_90D	EDP	CONN EDP DATA EMI P<0> 15
EDP	EDP_90D	EDP	CONN EDP DATA EMI N<0> 15
EDP	EDP_90D	EDP	CONN EDP DATA EMI P<1> 15
EDP	EDP_90D	EDP	CONN EDP DATA EMI N<1> 15
EDP	EDP_90D	EDP	CONN EDP DATA EMI P<2> 15
EDP	EDP_90D	EDP	CONN EDP DATA EMI N<2> 15
EDP	EDP_90D	EDP	CONN EDP DATA EMI P<3> 15
EDP	EDP_90D	EDP	CONN EDP DATA EMI N<3> 15

BACKLIGHT

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LED	*	LED

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LEDA	*	*	3:1_SPACING
LEDB	*	*	3:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
LEDA	LED	LEDA	LED IO1 A R 30
LEDA	LED	LEDA	LED IO1 B R 30
LEDA	LED	LEDA	LED IO2 A R 30
LEDA	LED	LEDA	LED IO2 B R 30
LEDA	LED	LEDA	LED IO3 A R 30
LEDA	LED	LEDA	LED IO3 B R 30
LEDA	LED	LEDA	LED IO4 A R 30
LEDA	LED	LEDA	LED IO4 B R 30
LEDA	LED	LEDA	LED IO5 A R 30
LEDA	LED	LEDA	LED IO5 B R 30
LEDA	LED	LEDA	LED IO6 A R 30
LEDA	LED	LEDA	LED IO6 B R 30
LEDB	LED	LEDB	LED IO 1 A 15 30
LEDB	LED	LEDB	LED IO 1 B 15 30
LEDB	LED	LEDA	LED IO 2 A 15 30
LEDB	LED	LEDB	LED IO 2 B 15 30
LEDB	LED	LEDA	LED IO 3 A 15 30
LEDB	LED	LEDB	LED IO 3 B 15 30
LEDB	LED	LEDA	LED IO 4 A 15 30
LEDB	LED	LEDB	LED IO 4 B 15 30
LEDB	LED	LEDA	LED IO 5 A 15 30
LEDB	LED	LEDB	LED IO 5 B 15 30
LEDB	LED	LEDA	LED IO 6 A 15 30
LEDB	LED	LEDB	LED IO 6 B 15 30

AUDIO/SPEAKER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
AUDIO	*	*	3:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
HP	AUDIO_DIFF	AUDIO	HP MIC P 18
HP	AUDIO_DIFF	AUDIO	HP MIC N 18
L81	AUDIO_DIFF	AUDIO	L81 AIN2 P 18
L81	AUDIO_DIFF	AUDIO	L81 AIN2 N 18
SPKR	AUDIO_DIFF	AUDIO	SPKR L VSENSE N FILT 19
SPKR	AUDIO_DIFF	AUDIO	SPKR L VSENSE P FILT 19
SPKR	AUDIO_DIFF	AUDIO	SPKR L VSENSE N 19
SPKR	AUDIO_DIFF	AUDIO	SPKR L VSENSE P 19
SPKR	AUDIO_DIFF	AUDIO	SPKR R VSENSE N FILT 19
SPKR	AUDIO_DIFF	AUDIO	SPKR R VSENSE P FILT 19
SPKR	AUDIO_DIFF	AUDIO	SPKR R VSENSE N 19
SPKR	AUDIO_DIFF	AUDIO	SPKR R VSENSE P 19
SPKR	AUDIO	AUDIO	SPKR L P 19
SPKR	AUDIO	AUDIO	SPKR L N 19
SPKR	AUDIO	AUDIO	SPKR L CONN P 19
SPKR	AUDIO	AUDIO	SPKR L CONN N 19
SPKR	AUDIO	AUDIO	SPKR R P 19
SPKR	AUDIO	AUDIO	SPKR R N 19
SPKR	AUDIO	AUDIO	SPKR R CONN P 19
SPKR	AUDIO	AUDIO	SPKR R CONN N 19
SPKR	AUDIO	AUDIO	SPKR L FLR 19
SPKR	AUDIO	AUDIO	SPKR R FLR 19
SPKR	AUDIO_DIFF	AUDIO	SPKR L SES N 19
SPKR	AUDIO_DIFF	AUDIO	SPKR L SES P 19
SPKR	AUDIO_DIFF	AUDIO	SPKR R SES N 19
SPKR	AUDIO_DIFF	AUDIO	SPKR R SES P 19
MIKEY	USB_90D	USB	MIKEY TS P 18 25
MIKEY	USB_90D	USB	MIKEY TS N 18 25
L81	USB_90D	USB	L81 MBUS P 18
L81	USB_90D	USB	L81 MBUS N 18

TEMP SENSORS

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
BOARD_TEMP	*	TEMP_SENSE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BOARD_TEMP	*	*	3:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
BOARD_TEMP	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP1 30 32
BOARD_TEMP	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP2 30 32
BOARD_TEMP	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP3 P 30
BOARD_TEMP	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP3 N 30
BOARD_TEMP	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP4 P 30
BOARD_TEMP	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP4 N 30
BOARD_TEMP	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP5 P 30
BOARD_TEMP	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP5 N 30
BOARD_TEMP	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP6 P 30
BOARD_TEMP	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP6 N 30
BOARD_TEMP	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP7 P 30
BOARD_TEMP	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP7 N 30
BOARD_TEMP	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP8 P 30
BOARD_TEMP	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP8 N 30

SYNC MASTER=MIKE SYNC DATE=11/30/2011

**CONSTRAINTS: DISPLAY/AUDIO**

Apple Inc.

DRAWING NUMBER: 051-9385 SIZE: D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 152 OF 154 SHEET: 37 OF 39

DDR

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
DDR_50S	*	DDR_45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR	*	*	3:1_SPACING

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
DDR_90D	*	DDR_90_OHM_DIFF

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
R220	DDR_50S	DDR	DDR0 CA<9..0>	4 11
R221	DDR_50S	DDR	DDR0 DM<3..0>	4 11
R222	DDR_90D	DDR	DDR0 CK P	4 11
R223	DDR_90D	DDR	DDR0 CK N	4 11
R224	DDR_50S	DDR	DDR0 CKE<1..0>	4 11
R225	DDR_50S	DDR	DDR0 CSN<2..0>	4 11
R226	DDR_50S	DDR	DDR0 ZQ	11
R227	DDR_50S	DDR	DDR0 DQ<7..0>	4 11
R228	DDR_90D	DDR	DDR0 DQS P<0>	4 11
R229	DDR_90D	DDR	DDR0 DQS N<0>	4 11
R230	DDR_50S	DDR	DDR0 DQ<15..8>	4 11
R231	DDR_90D	DDR	DDR0 DQS P<1>	4 11
R232	DDR_90D	DDR	DDR0 DQS N<1>	4 11
R233	DDR_50S	DDR	DDR0 DQ<23..16>	4 11
R234	DDR_90D	DDR	DDR0 DQS P<2>	4 11
R235	DDR_90D	DDR	DDR0 DQS N<2>	4 11
R236	DDR_50S	DDR	DDR0 DQ<31..24>	4 11
R237	DDR_90D	DDR	DDR0 DQS P<3>	4 11
R238	DDR_90D	DDR	DDR0 DQS N<3>	4 11
R239	DDR_50S	DDR	DDR1 CA<9..0>	4 11
R240	DDR_50S	DDR	DDR1 DM<3..0>	4 11
R241	DDR_90D	DDR	DDR1 CK P	4 11
R242	DDR_90D	DDR	DDR1 CK N	4 11
R243	DDR_50S	DDR	DDR1 CKE<1..0>	4 11
R244	DDR_50S	DDR	DDR1 CSN<2..0>	4 11
R245	DDR_50S	DDR	DDR1 ZQ	11
R246	DDR_50S	DDR	DDR1 DQ<7..0>	4 11
R247	DDR_90D	DDR	DDR1 DQS P<0>	4 11
R248	DDR_90D	DDR	DDR1 DQS N<0>	4 11
R249	DDR_50S	DDR	DDR1 DQ<15..8>	4 11
R250	DDR_90D	DDR	DDR1 DQS P<1>	4 11
R251	DDR_90D	DDR	DDR1 DQS N<1>	4 11
R252	DDR_50S	DDR	DDR1 DQ<23..16>	4 11
R253	DDR_90D	DDR	DDR1 DQS P<2>	4 11
R254	DDR_90D	DDR	DDR1 DQS N<2>	4 11
R255	DDR_50S	DDR	DDR1 DQ<31..24>	4 11
R256	DDR_90D	DDR	DDR1 DQS P<3>	4 11
R257	DDR_90D	DDR	DDR1 DQS N<3>	4 11
R258	DDR_50S	DDR	DDR2 CA<9..0>	4 12
R259	DDR_50S	DDR	DDR2 DM<3..0>	4 12
R260	DDR_90D	DDR	DDR2 CK P	4 12
R261	DDR_90D	DDR	DDR2 CK N	4 12
R262	DDR_50S	DDR	DDR2 CKE<1..0>	4 12
R263	DDR_50S	DDR	DDR2 CSN<2..0>	4 12
R264	DDR_50S	DDR	DDR2 ZQ	12
R265	DDR_50S	DDR	DDR2 DQ<7..0>	4 12
R266	DDR_90D	DDR	DDR2 DQS P<0>	4 12
R267	DDR_90D	DDR	DDR2 DQS N<0>	4 12
R268	DDR_50S	DDR	DDR2 DQ<15..8>	4 12
R269	DDR_90D	DDR	DDR2 DQS P<1>	4 12
R270	DDR_90D	DDR	DDR2 DQS N<1>	4 12
R271	DDR_50S	DDR	DDR2 DQ<23..16>	4 12
R272	DDR_90D	DDR	DDR2 DQS P<2>	4 12
R273	DDR_90D	DDR	DDR2 DQS N<2>	4 12
R274	DDR_50S	DDR	DDR2 DQ<31..24>	4 12
R275	DDR_90D	DDR	DDR2 DQS P<3>	4 12
R276	DDR_90D	DDR	DDR2 DQS N<3>	4 12
R277	DDR_50S	DDR	DDR3 CA<9..0>	4 13
R278	DDR_50S	DDR	DDR3 DM<3..0>	4 13
R279	DDR_90D	DDR	DDR3 CK P	4 13
R280	DDR_90D	DDR	DDR3 CK N	4 13
R281	DDR_50S	DDR	DDR3 CKE<1..0>	4 13
R282	DDR_50S	DDR	DDR3 CSN<2..0>	4 13
R283	DDR_50S	DDR	DDR3 ZQ	12
R284	DDR_50S	DDR	DDR3 DQ<7..0>	4 13
R285	DDR_90D	DDR	DDR3 DQS P<0>	4 13
R286	DDR_90D	DDR	DDR3 DQS N<0>	4 13
R287	DDR_50S	DDR	DDR3 DQ<15..8>	4 13
R288	DDR_90D	DDR	DDR3 DQS P<1>	4 13
R289	DDR_90D	DDR	DDR3 DQS N<1>	4 13
R290	DDR_50S	DDR	DDR3 DQ<23..16>	4 13
R291	DDR_90D	DDR	DDR3 DQS P<2>	4 13
R292	DDR_90D	DDR	DDR3 DQS N<2>	4 13
R293	DDR_50S	DDR	DDR3 DQ<31..24>	4 13
R294	DDR_90D	DDR	DDR3 DQS P<3>	4 13
R295	DDR_90D	DDR	DDR3 DQS N<3>	4 13

NAND

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
NAND_50S	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
NAND0	*	*	2:1_SPACING
NAND1	*	*	2:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
R300	NAND_50S	NAND0	FMIO AD<0>	4 13
R301	NAND_50S	NAND0	FMIO AD<1>	4 13
R302	NAND_50S	NAND0	FMIO AD<2>	4 13
R303	NAND_50S	NAND0	FMIO AD<3>	4 13
R304	NAND_50S	NAND0	FMIO AD<4>	4 13
R305	NAND_50S	NAND0	FMIO AD<5>	4 13
R306	NAND_50S	NAND0	FMIO AD<6>	4 13
R307	NAND_50S	NAND0	FMIO AD<7>	4 13
R308	NAND_50S	NAND0	FMIO ALE	4 13
R309	NAND_50S	NAND0	FMIO CE0 L	4 13
R310	NAND_50S	NAND0	TP FMIO CE1 L	4 13
R311	NAND_50S	NAND0	TP FMIO CE2 L	4 13
R312	NAND_50S	NAND0	TP FMIO CE3 L	4 13
R313	NAND_50S	NAND0	TP FMIO CE4 L	4 13
R314	NAND_50S	NAND0	TP FMIO CE5 L	4 13
R315	NAND_50S	NAND0	TP FMIO CE6 L	4 13
R316	NAND_50S	NAND0	TP FMIO CE7 L	4 13
R317	NAND_50S	NAND0	FMIO CLE	4 13
R318	NAND_50S	NAND0	FMIO DQS	4 13
R319	NAND_50S	NAND0	FMIO RE L	4 13
R320	NAND_50S	NAND0	FMIO WE L	4 13
R321	NAND_50S	NAND1	FMII AD<0>	4 13
R322	NAND_50S	NAND1	FMII AD<1>	4 13
R323	NAND_50S	NAND1	FMII AD<2>	4 13
R324	NAND_50S	NAND1	FMII AD<3>	4 13
R325	NAND_50S	NAND1	FMII AD<4>	4 13
R326	NAND_50S	NAND1	FMII AD<5>	4 13
R327	NAND_50S	NAND1	FMII AD<6>	4 13
R328	NAND_50S	NAND1	FMII AD<7>	4 13
R329	NAND_50S	NAND1	FMII ALE	4 13
R330	NAND_50S	NAND1	FMII CE0 L	4 13
R331	NAND_50S	NAND1	TP FMII CE2 L	4 13
R332	NAND_50S	NAND1	TP FMII CE4 L	4 13
R333	NAND_50S	NAND1	TP FMII CE5 L	4 13
R334	NAND_50S	NAND1	TP FMII CE6 L	4 13
R335	NAND_50S	NAND1	TP FMII CE7 L	4 13
R336	NAND_50S	NAND1	FMII CLE	4 13
R337	NAND_50S	NAND1	FMII DQS	4 13
R338	NAND_50S	NAND1	FMII RE L	4 13
R339	NAND_50S	NAND1	FMII WE L	4 13

WIFI

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
WIFI_50S	*	WIFI_50S
WIFI_PWR100	*	WIFI_PWR100
WIFI_PWR1000	*	WIFI_PWR1000

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
R340	WIFI_50S		50 WLAN G	27
R341	WIFI_50S		50 WLAN A	27
R342	WIFI_50S		50 WLAN G 1	27
R343	WIFI_50S		50 WLAN A DIPLX	27
R344	WIFI_50S		50 WIFI ANT FD 2	27
R345	WIFI_50S		50 WIFI ANT FD 1	27
R346	WIFI_50S		50 WIFI ANT FD	27

DDR VREF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
VREF	*	*	5:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
R347		PWR	PPVREF DDR0 CA	11 39
R348		PWR	PPVREF DDR0 DQ	11 39
R349		PWR	PPVREF DDR1 CA	11 39
R350		PWR	PPVREF DDR1 DQ	11 39
R351		PWR	PPVREF DDR2 CA	12 39
R352		PWR	PPVREF DDR2 DQ	12 39
R353		PWR	PPVREF DDR3 CA	12 39
R354		PWR	PPVREF DDR3 DQ	12 39

SYNC MASTER=MIKE SYNC DATE=11/30/2011

**CONSTRAINTS: DDR/FMI**

Apple Inc.

DRAWING NUMBER: 051-9385 SIZE: D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 153 OF 154 SHEET: 38 OF 39

PWR

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PP_PWR	*	PWR_PMU

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PWR	*	*	3:1_SPACING

VOLTAGE	NET_TYPE			
	PHYSICAL	SPACING		
1.1V	PP_PWR	PWR	BUCK0A LX0	29
1.1V	PP_PWR	PWR	BUCK0A LX1	29
1.1V	PP_PWR	PWR	BUCK0A FB	29
1.1V	PP_PWR	PWR	PP1V1 CPU0 FET	29 30
1.1V	PP_PWR	PWR	BUCK0B LX0	29
1.1V	PP_PWR	PWR	BUCK0B LX1	29
1.1V	PP_PWR	PWR	BUCK0B FB	29
1.1V	PP_PWR	PWR	PP1V1 CPU1 FET	29 30
1.1V	PP_PWR	PWR	BUCK0C LX0	29
1.1V	PP_PWR	PWR	BUCK0C FB	29
1.1V	PP_PWR	PWR	PP1V1 CPUB	29 34
1.2V	PP_PWR	PWR	BUCK2 LX0	29
1.2V	PP_PWR	PWR	BUCK2 LX1	29
1.2V	PP_PWR	PWR	BUCK2 LX2	29
1.2V	PP_PWR	PWR	BUCK2 FB	29
1.2V	PP_PWR	PWR	PP1V2 SOC	29 34
1.8V	PP_PWR	PWR	BUCK3 LX0	29
1.8V	PP_PWR	PWR	BUCK3 FB	29
1.8V	PP_PWR	PWR	PP1V8 S2R	29 34
1.2V	PP_PWR	PWR	BUCK4 LX0	29
1.2V	PP_PWR	PWR	BUCK4 FB	29
1.2V	PP_PWR	PWR	PP1V2 S2R	29 34
1.1V	PP_PWR	PWR	BUCK5 LX0	29
1.1V	PP_PWR	PWR	BUCK5 FB	29
3.3V	PP_PWR	PWR	PP3V3 OUT	29 34
3.0V	PP_PWR	PWR	PP3V0 GRAPE	29 34
1.7V	PP_PWR	PWR	PP1V7 VA VCP	19 29 34
3.0V	PP_PWR	PWR	PP3V2 S2R USBMUX	29 34 39
3.2V	PP_PWR	PWR	LDO5	29
3.3V	PP_PWR	PWR	PP3V3 ACC	29 34
3.0V	PP_PWR	PWR	PP3V0 S2R HALL	29 34
3.0V	PP_PWR	PWR	PP3V2 S2R USBMUX	29 34 39
3.0V	PP_PWR	PWR	PP3V0 IO	29 34
3.0V	PP_PWR	PWR	PP3V0 SENSOR	29 34
2.8V	PP_PWR	PWR	PP2V8 CAM	29 34
1.0V	PP_PWR	PWR	PP1V0	29 34
1.1V	PP_PWR	PWR	PP1V1 SRAM	29 34
1.8V	PP_PWR	PWR	PP1V8 ALWAYS	29 34
1.2V	PP_PWR	PWR	PP1V2	29 34
1.8V	PP_PWR	PWR	DSP_SW	29 34
1.8V	PP_PWR	PWR	PP1V8	29 32 34
1.8V	PP_PWR	PWR	PP1V8 GRAPE	29 34
4.7V	PP_PWR	PWR	PPVCC MAIN	15 29 30 34
4.2V	PWR500	PWR	PPBATT VCC	29 32 34
6.0V	PP_PWR	PWR	PP6V0 LCM HI	30
6.0V	PP_PWR	PWR	LCM LX	30
6.0V	PP_PWR	PWR	PP6V0 LCM VBOOST	30
5.25V	PP_PWR	PWR	PP5V25 VLCM1	30
1.1V	PP_PWR	PWR	PP1V1 CPU0	30 34
1.1V	PP_PWR	PWR	PP1V1 CPU1	30 34
20.4V	PP_PWR	PWR	PPLED OUT A	30 34
20.4V	PP_PWR	PWR	PPLED OUT B	30 34
1.8V	PP_PWR	PWR	PP1V8 PLO F	4
1.0V	PP_PWR	PWR	PP1V0 MIPI PLL F	7
1.8V	PP_PWR	PWR	PP1V8 EDP_AVDD_AUX	7
1.8V	PP_PWR	PWR	PP1V8 DP_AVDD_AUX	7
3.3V	PP_PWR	PWR	PP3V3 S0_LCD_FERR	15
3.3V	PP_PWR	PWR	PP3V3 LCDVDD_SW_F	15
20.4V	PWR500	PWR	PPLED BACK REG B	15
20.4V	PP_PWR	PWR	PPLED BACK REG A	15
6V	PP_PWR	PWR	PPVBUS USB EMI	23 34
0.6V	PP_PWR	PWR	PPVREF DDR0 CA	11 38
0.6V	PP_PWR	PWR	PPVREF DDR0 DO	11 38
0.6V	PP_PWR	PWR	PPVREF DDR1 CA	11 38
0.6V	PP_PWR	PWR	PPVREF DDR1 DO	11 38
0.6V	PP_PWR	PWR	PPVREF DDR2 CA	12 38
0.6V	PP_PWR	PWR	PPVREF DDR2 DO	12 38
0.6V	PP_PWR	PWR	PPVREF DDR3 CA	12 38
0.6V	PP_PWR	PWR	PPVREF DDR3 DO	12 38
	PP_PWR	PWR	DAC AP VREF	7
4.6V	PP_PWR	PWR	BATT_POS_RC	29
4.6V	PP_PWR	PWR	BATT_VCC_WLAN	27
1.8V	PP_PWR	PWR	PP_WLAN_VDDIO_1V8	27
3.55V	PP_PWR	PWR	LDO10	18 29

GND

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
GND	*	GND_PH

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
VOLTAGE=0V	GND	GND	GND
VOLTAGE=0V	GND	GND	GND_AUDIO_CODEC
VOLTAGE=0V	GND	GND	GND_SPKR_AMP1
VOLTAGE=0V	GND	GND	GND_SPKR_AMP2
VOLTAGE=0V	GND	GND	AGND_U3000
VOLTAGE=0V	GND	GND	J2200_29_GND
VOLTAGE=0V	GND	GND	J2200_36_GND
VOLTAGE=0V	GND	GND	J2200_43_GND

RST

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
RST	*	*	4:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
	RST		BB_TRST_L
	RST		DBG_RST
	RST		DEBUG_RST_L
	RST		GSM_TXBURST_IND
	RST		JTAG_AP_TRST_L
	RST		RST_AP_1V8_L
	RST		RST_AP_L
	RST		GPIO_BB_RST_L
	RST		RST_BB_PMU_L
	RST		RST_BT_L
	RST		RST_DET_L
	GRAPE		RST_GRAPE_L
	RST		RST_L63_L
	RST		RST_PMU_IN
	RST		RST_WLAN_L
	RST		SIMCRD_RST
	RST		UD881_RST
	RST		UD882_RST

D  
C  
B  
A

D  
C  
B  
A

SYNC MASTER=MIKE SYNC DATE=11/30/2011

**CONSTRAINTS: POWER / GND**

Apple Inc.

DRAWING NUMBER: 051-9385 SIZE: D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 154 OF 154  
 SHEET: 39 OF 39