

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

# K62 MLB


LAST\_MODIFIED= Tue Feb 8 15:20:30 2011

REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
				2011-02-08

Page	Contents	Sync	Date
1	Table of Contents	K60	05/21/2009
2	System Block Diagram	K62_SLIJ	01/09/2011
3	Power Block Diagram	K62_JERRY	01/09/2011
4	BOM Configuration	K62_AARON	N/A
5	DEBUG LEDS	K62_AARON	07/01/2009
6	Power Conn / Alias	K62_AARON	12/30/2010
7	Holes	K62_AARON	11/30/2009
8	UNUSED SIGNAL ALIAS	K62_SLIJ	01/09/2011
9	Signal Aliases	K62_SLIJ	09/11/2010
10	CPU DMI/PEG/FDI/RSVD	K62_ROBITA	01/09/2011
11	CPU CLOCK/MISC/JTAG	K62_ROBITA	01/09/2011
12	CPU DDR3 INTERFACES	K62_ROBITA	01/09/2011
13	CPU POWER	K62_ROBITA	01/09/2011
14	CPU GROUNDS	K62_ROBITA	01/09/2011
15	STRAPS,PULL UPS,PULL DOWNS FOR PCH AND CPU	K62_SLIJ	01/09/2011
16	CPU NON-GFX DECOUPLING	K62_AARON	N/A
17	GFX DECOUPLING & PCH PWR ALIAS	K62_AARON	11/30/2009
18	PCH SATA/PCIE/CLK/LPC/SPI	K62_SLIJ	01/09/2011
19	PCH DMI/FDI/GRAPHICS	K62_SLIJ	01/09/2011
20	PCH PCI/FLASHCACHE/USB	K62_SLIJ	01/09/2011
21	PCH MISC	K62_SLIJ	01/09/2011
22	PCH POWER	K60_SLIJ	07/01/2009
23	PCH GROUNDS	K62_AARON	07/01/2009
24	PCH DECOUPLING	K62_AARON	07/01/2009
25	CPU & PCH XDP	K62_SLIJ	01/09/2011
26	CLOCK (CK505)	K62_ROBITA	01/09/2011
27	CHIPSET SUPPORT	K62_SLIJ	01/09/2011
28	DDR3 VREF MARGINING	K62_ROBITA	01/09/2011
29	MEMORY CAPS	K62_ROBITA	01/09/2011
30	DDR3 SO-DIMM 0 & 2	K62_ROBITA	01/09/2011
31	DDR3 SO-DIMM 1 & 3	K62_ROBITA	01/09/2011
32	DDR3 SUPPORT AND BITSWAPS	K62_ROBITA	01/09/2011
33	PCI-E Wireless Connector	K62_AARON	07/16/2009
34	USB HUB 1	K62_SLIJ	11/14/2010
35	USB HUB 2	K62_SLIJ	11/14/2010
36	CAESAR IV SUPPORT	K62_MARK	01/09/2011
37	ETHERNET PHY (CAESAR IV)	K62_MARK	01/09/2011
38	Ethernet Connector	K62_MARK	01/09/2011
39	FireWire LLC/PHY (FW643)	K62_ROBITA	01/09/2011
40	FireWire: 1394B MISC	K62_ROBITA	01/09/2011
41	FIREWIRE CONNECTOR	K62_ROBITA	01/09/2011
42	SATA Connectors	K62_JERRY	01/09/2011
43	EXTERNAL USB CONNECTORS	K62_JERRY	01/09/2011
44	Internal USB Connections	K62_JERRY	01/09/2011
45	SD READER CONNECTOR	K62_MARK	01/09/2011
46	SMC	K62_JERRY	01/09/2011
47	SMC Support	K62_JERRY	01/09/2011
48	LPC+SPI Debug Connector	K62_AARON	11/30/2009


Page	Contents	Sync	Date
49	SMBUS CONNECTIONS	K62_MARK	01/09/2011
50	CPU/PCH/GPU POWER SENSE	K62_MARK	01/09/2011
51	HDD OOB SENSE	K62_MARK	01/09/2011
52	TEMP SENSORS	K62_MARK	01/09/2011
53	HD AND OD FAN	K62_JERRY	01/09/2011
54	CPU FAN	K62_JERRY	01/09/2011
55	SPI ROM	K62_AARON	11/30/2009
56	AUDIO: CODEC/REGULATOR	K62_DAVID	01/09/2011
57	AUDIO: FILTER/BUFFER	K62_DAVID	01/09/2011
58	AUDIO: SPEAKER AMP_1	K62_DAVID	01/09/2011
59	AUDIO: SPEAKER AMP	K62_DAVID	01/09/2011
60	Audio: MLB to I/O Conn.	K62_DAVID	01/09/2011
61	AUDIO: Detects/Grounding	K62_DAVID	01/09/2011
62	AUDIO: Mikey	K62_DAVID	01/09/2011
63	POWER SEQUENCING ENABLES	K62_SLIJ	01/09/2011
64	POWER SEQUENCING PGOOD	K62_SLIJ	01/09/2011
65	VREG: PVPVORE_S0_CPU	K62_AARON	N/A
66	VREG: CPU CORE - PHASES 1-3	K62_AARON	N/A
67	VREG:AXG PHASE/CORE - CAPS	K62_AARON	N/A
68	1V05 REGULATOR	K62_AARON	12/08/2009
69	CPU VCCSA REGULATOR	K62_AARON	12/08/2009
70	CPU 3P/4P BOM OPTIONS	K62_AARON	12/08/2009
71	5V_S3 / 3V3_S5 VREGS	K62_AARON	12/08/2009
72	1.5V / 1.8V VREGS	K62_AARON	11/30/2009
73	3.42 G3HOT SUPPLY	K62_AARON	N/A
74	S3+S0 FETS	K62_AARON	04/07/2010
75	12V_S0 & 12V_S5 switch	K62_JERRY	01/09/2011
76	MXM PCIe, DP & Power	K62_AARON	N/A
77	MXM I/O	K62_AARON	N/A
78	MXM PCIE CAPS	K62	N/A
79	DP ALIAS	K62_AARON	N/A
80	GREEN CLOCK	K62_AARON	N/A
81	T29 POWER	K62_AARON	(MASTER)
82	Display: Int DP Connector	K62_AARON	N/A
83	2V9/3V3/12V POWER SWITCH	K62_AARON	N/A
84	Internal DP MUXing	K62_AARON	N/A
85	DisplayPort/T29 A MUXing	(MASTER)	(MASTER)
86	DisplayPort/T29 A Connector	(MASTER)	(MASTER)
87	DisplayPort/T29 B MUXing	(MASTER)	(MASTER)
88	DisplayPort/T29 B Connector	(MASTER)	(MASTER)
89	T29 Host (1 of 2)	(MASTER)	(MASTER)
90	T29 Host (2 of 2)	(MASTER)	(MASTER)
91	K60/K62 RULE DEFINITIONS	K62_AARON	06/08/2010
92	Memory Constraints	K62_ROBITA	01/09/2011
93	PCIE/DMI/FDI/SATA CONSTRAINTS	K62_ROBITA	01/09/2011
94	IBEX PEAK CONSTRAINTS	K62_SLIJ	01/09/2011
95	USB/ENET/SD/FW/AUD CONSTRAINTS	K62_MARK	01/09/2011
96	GRAPHICS CONSTRAINTS	K62_AARON	06/11/2010
97	SMC Constraints	K62_JERRY	01/09/2011
98	POWER CONSTRAINTS	K62_JERRY	01/09/2011
99	T29 CONSTRAINTS	K62_AARON	06/11/2010
100	PM RESETS ENABLES PGOOD CONST	K62_JERRY	01/09/2011
101	K60/K62 ICT/FCT	K62_AARON	N/A

DRAWING TITLE		SCH, K62, MLB	
Apple Inc.	DRAWING NUMBER	051-8442	SIZE D
	REVISION	10.1.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		1 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		1 OF 101	
IV ALL RIGHTS RESERVED.			



SYNC MASTER=K62_S1J1		SYNC DATE=01/09/2011	
<b>System Block Diagram</b>			
Apple Inc.		DRAWING NUMBER	051-8442
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	10.1.0
		PAGE	2 OF 110
		SHEET	2 OF 101

# K75F AC/DC POWER SUPPLY (SPEC:310W)



SYNC MASTER=K62_JERRY		SYNC DATE=01/09/2011	
Power Block Diagram			
Apple Inc.		DRAWING NUMBER	051-8442
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	10.1.0
		PAGE	3 OF 110
		SHEET	3 OF 101

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
085-1226	PCBA,MLB,DEV,K62	DEVELOPMENT,DEV_GROUP
639-1769	PCBA,MLB,K62,2.8G,4C,PRQ,P2_ODD	K62,2P8GHZ_SNB_CPU,BASIC1,BASIC2,CPUVCORE-4PH,ODD_SATA:P2,YES_DBG
639-1770	PCBA,MLB,K62,3.1G,4C,PRQ,P2_ODD	K62,3P1GHZ_SNB_CPU,BASIC1,BASIC2,CPUVCORE-4PH,ODD_SATA:P2,YES_DBG
639-1771	PCBA,MLB,K62,3.4G,4C,PRQ,P2_ODD	K62,3P4GHZ_SNB_CPU,BASIC1,BASIC2,CPUVCORE-4PH,ODD_SATA:P2,YES_DBG
639-2186	PCBA,MLB,K62,2.8G,4C,PRQ,P2_ODD,NO_DBG	K62,2P8GHZ_SNB_CPU,BASIC1,BASIC2,CPUVCORE-4PH,ODD_SATA:P2,NO_DBG
639-2187	PCBA,MLB,K62,3.1G,4C,PRQ,P2_ODD,NO_DBG	K62,3P1GHZ_SNB_CPU,BASIC1,BASIC2,CPUVCORE-4PH,ODD_SATA:P2,NO_DBG
639-2188	PCBA,MLB,K62,3.4G,4C,PRQ,P2_ODD,NO_DBG	K62,3P4GHZ_SNB_CPU,BASIC1,BASIC2,CPUVCORE-4PH,ODD_SATA:P2,NO_DBG
639-2124	PCBA,MLB,K62,2.8G,4C,PRQ,P1_ODD	K62,2P8GHZ_SNB_CPU,BASIC1,BASIC2,CPUVCORE-4PH,ODD_SATA:P1,YES_DBG
639-2121	PCBA,MLB,K62,3.1G,4C,PRQ,P1_ODD	K62,3P1GHZ_SNB_CPU,BASIC1,BASIC2,CPUVCORE-4PH,ODD_SATA:P1,YES_DBG
639-2123	PCBA,MLB,K62,3.4G,4C,PRQ,P1_ODD	K62,3P4GHZ_SNB_CPU,BASIC1,BASIC2,CPUVCORE-4PH,ODD_SATA:P1,YES_DBG
639-2129	PCBA,MLB,K62,2.8G,4C,PRQ,P1_ODD,NO_DBG	K62,2P8GHZ_SNB_CPU,BASIC1,BASIC2,CPUVCORE-4PH,ODD_SATA:P1,NO_DBG
639-2131	PCBA,MLB,K62,3.1G,4C,PRQ,P1_ODD,NO_DBG	K62,3P1GHZ_SNB_CPU,BASIC1,BASIC2,CPUVCORE-4PH,ODD_SATA:P1,NO_DBG
639-2130	PCBA,MLB,K62,3.4G,4C,PRQ,P1_ODD,NO_DBG	K62,3P4GHZ_SNB_CPU,BASIC1,BASIC2,CPUVCORE-4PH,ODD_SATA:P1,NO_DBG

BOM GROUPS

BOM GROUP	BOM OPTIONS
BASIC1	COMMON,ALTERNATE,MXM,FCIM,CPU_LV5_SENSE,CPU_VCCSA_SENSE,1V05_PCH_SENSE
BASIC2	HUB_USX2061,AP,BT,IR,T29,VAXG,PRODUCTION
DEV_GROUP	VREFMRGN_A,VREFMRGN_B,DIMM_LV5_SENSE
YES_DBG	XDP,XDP_CONN,XDP_CPU_BPM,MOJOMUX:YES,LPCPLUS:YES
NO_DBG	MOJOMUX:NO,LPCPLUS:NO

COMMON

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33784088	1	IC,CONGAR POINT,SL74F,8D82268,PRQ,B3	U1800	CRITICAL	
35383055	2	IC,P13VEDP212,X2 DP MIX,QFN	U9390,U9590	CRITICAL	
33880753	1	IC,FW643,1394B_PCIE,PHY/LINK	U4100	CRITICAL	
825-7122	1	MLB LABEL,48.0X4.8	X14	CRITICAL	
34380534	1	IC,BCM57765,ENET&SD,8X8	U3900	CRITICAL	
34170184	1	FLASH,EFI BOOTROM,K60/K62	U6100	CRITICAL	
34170328	1	SFLASH ENET 2MBIT,CIV	U3990	CRITICAL	
33880945	1	T29 ROUTER, IC, ASSP	U9700	CRITICAL	T29
34170329	1	IC,T29 SERIAL EEPROM	U9790	CRITICAL	T29
34170327	2	IC,MCU,32B,LPC1112A,16KB/2KB,HVQFN25	U9330,U9530	CRITICAL	T29
34170186	1	IC,SMC,K62	U4900	CRITICAL	

CPU

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33784042	1	SNB,S800D,PRQ,D2,2.8,95W,4+1.6M,LGA	CPU	CRITICAL	2P8GHZ_SNB_CPU
33784040	1	SNB,S800Q,PRQ,D2,3.1,95W,4+1.6M,LGA	CPU	CRITICAL	3P1GHZ_SNB_CPU
33784041	1	SNB,S800B,PRQ,D2,3.4,95W,4+1.8M,LGA	CPU	CRITICAL	3P4GHZ_SNB_CPU

K62 PARTS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-8442	1	SCH,MLB,K62	SCH1		K62
820-2828	1	PCBP,MLB,K62	MLB1		K62

K62 ALTERNATE PARTS

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
12880298	12880293		ALL	330UF
37180679	37180652		ALL	PIN DIODE
37780107	37780066		ALL	USB DIODE
37680972	37680612		ALL	ROHM TRA-BJT

CPU SOCKET & ILM SUB-BOMS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
51180071	1	SOCKET,LGA1155,CPU-LF	U1000	CRITICAL	TYCO_SOCKET
604-1474	1	ASSY,PURCHASED,ILM,TYCO	ILM	CRITICAL	TYCO_SOCKET
51180073	1	SOCKET,LGA1155,CPU-LF	U1000	CRITICAL	MOLEX_SOCKET
604-1161	1	ASSY,PURCHASED,ILM,MOLEX	ILM	CRITICAL	MOLEX_SOCKET


BOM NUMBER	BOM NAME	BOM OPTIONS
085-2451	SUB ASSY,CPU SOCKET,K62,TYCO	TYCO_SOCKET
085-2450	SUB ASSY,CPU SOCKET,K62,MOLEX	MOLEX_SOCKET

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
085-2451	1	TYCO CPU SOCKET AND ILM	SKT_ILM	CRITICAL	


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
085-2450	085-2451		SKT_ILM	MOLEX ALTERNATE

BOARD STACK-UP


TOP	SIGNAL
2	GROUND
3	SIGNAL
4	POWER
5	POWER
6	SIGNAL
7	GROUND
BOTTOM	SIGNAL

SYNC MASTER=K62_AARON		SYNC DATE=N/A	
<b>BOM Configuration</b>			
 Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	4 OF 110
II NOT TO REPRODUCE OR COPY IT		SHEET	4 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


S5 Led




ALL\_SYS\_PWRGD Led











MXM PWR GOOD Led



VIDEO ON Led



PROTO DEBUG LEDS ARE SHOWN BELOW




PAGE TITLE		SYNC MASTER=K62 AARON		SYNC DATE=07/01/2009	
<b>DEBUG LEDS</b>					
Apple Inc.		DRAWING NUMBER	051-8442	SIZE	D
		REVISION	10.1.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH			
		PAGE	5 OF 110		
		SHEET	5 OF 101		




CPU Heatsink

4mm Plated Holes (998-0850)



DIMM CONNECTOR NUTS

Nuts (805-9582)



PCH HEATSINK MTG HOLES (NON-PLATED HOLE ON PCB ONLY)

Rear Cover


STANDOFFS (WAS 860-1255 BUT NOW REPLACED WITH 860-1430)



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
860-1430	6	STANDOFF,MLB,K60/K62	SDF0713,SDF0714,SDF0715,SDF0717,SDF0718,SDF0719	COMMON


Backer Plate

Nuts (835-0269)



For EMC

EMC Spring (870-1577); Near DIMMs



EMC POGO Pins (870-1698); Near DIMMs



SYNC MASTER=K62, AARON		SYNC DATE=11/30/2009	
<b>Holes</b>			
		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	7 OF 110
		SHEET	7 OF 101

UNUSED CPU SIGNALS

TP CPU RSVD<16..1> == NC CPU RSVD<16..1>
TP CPU RSVD<46..19> == NC CPU RSVD<46..19>

NC ON UNUSED PCIE ALIASES

TP PCIE CLK100M PE5P == NC PCIE CLK100M PE5P
TP PCIE CLK100M PE5N == NC PCIE CLK100M PE5N
TP PCIE CLK100M PE6P == NC PCIE CLK100M PE6P
TP PCIE CLK100M PE6N == NC PCIE CLK100M PE6N
TP PCIE CLK100M PE7P == NC PCIE CLK100M PE7P
TP PCIE CLK100M PE7N == NC PCIE CLK100M PE7N
TP PE RX N<3..0> == NC PE RXN<3..0>
TP PE RX P<3..0> == NC PE RXP<3..0>
TP PE TX N<3..0> == NC PE TXN<3..0>
TP PE TX P<3..0> == NC PE TXP<3..0>
TP PCIE D2R PERN4 == NC PCIE D2R PERN4
TP PCIE D2R PERP4 == NC PCIE D2R PERP4
TP PCIE R2D PETN4 == NC PCIE R2D PETN4
TP PCIE R2D PETP4 == NC PCIE R2D PETP4
TP PCIE CLK100M PE4P == NC PCIE CLK100M PE4P
TP PCIE CLK100M PE4N == NC PCIE CLK100M PE4N

NC ON UNUSED DISPLAY ALIASES

TP CRT IG DDC CLK == NC CRT IG DDC CLK
TP CRT IG DDC DATA == NC CRT IG DDC DATA
TP CRT IG RED == NC CRT IG RED
TP CRT IG GREEN == NC CRT IG GREEN
TP CRT IG BLUE == NC CRT IG BLUE
TP CRT IG HSYNC == NC CRT IG HSYNC
TP CRT IG VSYNC == NC CRT IG VSYNC
TP DP IG B MLN<3..0> == NC DP IG B MLN<3..0>
TP DP IG B MLP<3..0> == NC DP IG B MLP<3..0>
TP DP IG B AUX N == NC DP IG B AUXN
TP DP IG B AUX P == NC DP IG B AUXP
TP DP IG B HPD == NC DP IG B HPD
TP DP IG B DDC CLK == NC DP IG B DDC CLK
TP DP IG B DDC DATA == NC DP IG B DDC DATA
TP DP IG C MLN<3..0> == NC DP IG C MLN<3..0>
TP DP IG C MLP<3..0> == NC DP IG C MLP<3..0>
TP DP IG C AUX N == NC DP IG C AUXN
TP DP IG C AUX P == NC DP IG C AUXP
TP DP IG C HPD == NC DP IG C HPD
TP DP IG C CTRL CLK == NC DP IG C CTRL CLK
TP DP IG C CTRL DATA == NC DP IG C CTRL DATA
TP DP IG D MLN<3..0> == NC DP IG D MLN<3..0>
TP DP IG D MLP<3..0> == NC DP IG D MLP<3..0>
TP DP IG D AUXN == NC DP IG D AUXN
TP DP IG D AUXP == NC DP IG D AUXP
TP DP IG D HPD == NC DP IG D HPD
TP DP IG D CTRL CLK == NC DP IG D CTRL CLK
TP DP IG D CTRL DATA == NC DP IG D CTRL DATA
TP SDVO TVCLKINN == NC SDVO TVCLKINN
TP SDVO TVCLKINP == NC SDVO TVCLKINP
TP SDVO STALLN == NC SDVO STALLN
TP SDVO STALLP == NC SDVO STALLP
TP SDVO INTN == NC SDVO INTN
TP SDVO INTP == NC SDVO INTP
TP PCH L BKLCTCTL == NC PCH L BKLCTCTL
TP PCH L BKLITEN == NC PCH L BKLITEN
TP PCH L VDD EN == NC PCH L VDD EN
TP PCH CLKOUT DPN == NC PCH CLKOUT DPN
TP PCH CLKOUT DPP == NC PCH CLKOUT DPP

NC ON UNUSED FDI ALIASES

TP CPU FDI TX N<7..0> == NC CPU FDI TXN<7..0>
TP CPU FDI TX P<7..0> == NC CPU FDI TXP<7..0>
TP PCH FDI RX N<7..0> == NC PCH FDI RXN<7..0>
TP PCH FDI RX P<7..0> == NC PCH FDI RXP<7..0>

NC ON UNUSED SATA ALIASES

TP SATA D D2RN == NC SATA D D2RN
TP SATA D D2RP == NC SATA D D2RP
TP SATA D R2D CN == NC SATA D R2D CN
TP SATA D R2D CP == NC SATA D R2D CP
TP SATA E D2RN == NC SATA E D2RN
TP SATA E D2RP == NC SATA E D2RP
TP SATA E R2D CN == NC SATA E R2D CN
TP SATA E R2D CP == NC SATA E R2D CP
TP SATA F D2RN == NC SATA F D2RN
TP SATA F D2RP == NC SATA F D2RP
TP SATA F R2D CN == NC SATA F R2D CN
TP SATA F R2D CP == NC SATA F R2D CP

NC ON UNUSED PCI ALIASES

TP PCI AD<31..0> == NC PCI AD<31..0>
TP PCI C BE L<3..0> == NC PCI C BE L<3..0>
TP PCI PAR == NC PCI PAR
TP PCI RESET L == NC PCI RESET L

NC ON UNUSED MEM ALIASES

TP MEM A DO CB<7..0> == NC MEM A DO CB<7..0>
TP MEM A DOS N<8> == NC MEM A DOSN<8>
TP MEM A DOS P<8> == NC MEM A DOSP<8>
TP MEM B DO CB<7..0> == NC MEM B DO CB<7..0>
TP MEM B DOS N<8> == NC MEM B DOSN<8>
TP MEM B DOS P<8> == NC MEM B DOSP<8>

NC ON UNUSED MISC ALIASES

TP HDA SDIN1 == NC HDA SDIN1
TP HDA SDIN2 == NC HDA SDIN2
TP HDA SDIN3 == NC HDA SDIN3
TP PCH PWM0 == NC PCH PWM0
TP PCH PWM1 == NC PCH PWM1
TP PCH PWM2 == NC PCH PWM2
TP PCH PWM3 == NC PCH PWM3
TP PCH SST == NC PCH SST
TP PCH CL CLK1 == NC PCH CL CLK1
TP PCH CL DATA1 == NC PCH CL DATA1
TP PCH CL RST1 == NC PCH CL RST1


NC ON UNUSED USB ALIASES

TP USB 1N == NC USB 1N
TP USB 1P == NC USB 1P
TP USB 2N == NC USB 2N
TP USB 2P == NC USB 2P
TP USB 3N == NC USB 3N
TP USB 3P == NC USB 3P
TP USB 4N == NC USB 4N
TP USB 4P == NC USB 4P
TP USB 5N == NC USB 5N
TP USB 5P == NC USB 5P
TP USB 6N == NC USB 6N
TP USB 6P == NC USB 6P
TP USB 7N == NC USB 7N
TP USB 7P == NC USB 7P
TP USB 10N == NC USB 10N
TP USB 10P == NC USB 10P
TP USB 11N == NC USB 11N
TP USB 11P == NC USB 11P
TP USB 12N == NC USB 12N
TP USB 12P == NC USB 12P
TP USB 13N == NC USB 13N
TP USB 13P == NC USB 13P

Apple Inc. logo and text: UNUSED SIGNAL ALIAS, DRAWING NUMBER 051-8442, REVISION 10.1.0, NOTICE OF PROPRIETARY PROPERTY, THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.


www.laptop-schematics.com

### PEG Slot Support



www.laptop-schematics.com

www.laptop-schematics.com



SYNC_MASTER=K62_S1J1		SYNC_DATE=09/11/2010	
PAGE TITLE			
Signal Aliases		DRAWING NUMBER	SIZE
Apple Inc.		051-8442	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		10.1.0	
		PAGE	9 OF 110
		SHEET	9 OF 101

SHORT B4 & C4 TOGETHER, ROUTE AS A SINGLE 4 MIL TRACE TO R1010.1  
ROUTE B5 TO R1010.1 AS A SEPARATE 10 MIL TRACE.

OMIT  
U1000  
SANDY BRIDGE  
LGA1155-SKT  
(1 OF 10)

R1010  
24.9  
1/16W  
MF-LF  
402



OMIT  
U1000  
SANDY BRIDGE  
LGA1155-SKT  
(5 OF 10)

DMI

FLEXIBLE DISPLAY INTERFACE  
(Unused)

PCI EXPRESS -- GRAPHICS


PCI EXPRESS  
(Available for Workstation only)



FOR SANDYBRIDGE PROCESSOR  
CFG [6:5] :PCIE CONFIGURATION SELECT 11 = 1 X16 (DEFAULT) 10 = 2 X8 01 = RSVD 00 = X8, X4, X4  
CFG [2] :PCIE LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED

CPU DMI / PEG / FDI / RSVD	
Apple Inc.	DRAWING NUMBER: 051-8442
	REVISION: 10.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE: 10 OF 110	SHEET: 10 OF 101





D

C

B

A

D


C

B

A


SYNC DATE=01/09/2011


<b>CPU DDR3 INTERFACES</b>		DRAWING NUMBER	051-8442	SIZE	D
Apple Inc.		REVISION	10.1.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED					
		PAGE	12 OF 110		
		SHEET	12 OF 101		




PAGE TITLE		DRAWING NUMBER		SIZE
CPU POWER		051-8442		D
Apple Inc.		REVISION		10.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		13 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		13 OF 101
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				

SYNC MASTER=K62 ROSITA SYNC DATE=01/09/2011



DRAWING TITLE		
<b>CPU GROUNDS</b>		
 Apple Inc.	DRAWING NUMBER	051-8442
	REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	PAGE	14 OF 110
II NOT TO REPRODUCE OR COPY IT	SHEET	14 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV ALL RIGHTS RESERVED		



8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5

4

3

2

1


SYNC MASTER=K62 SIJI		SYNC DATE=01/09/2011	
STRAPS, PULL UPS, PULL DOWNS FOR PCH AND CPU			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8442	D
		REVISION	
		10.1.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		15 OF 110	
		SHEET	
		15 OF 101	

### CPU VCORE DECOUPLING

14x 22uF,0805 INTEL RECOMMENDATION 18X 22uF 0805 (14 Inside cavity and 4 North of processor)

PLACEMENT\_NOTE (C1600-C1613):


Place inside socket cavity



BULK CAPS ON CPU VREG PAGE 72

10x 10uF and 10x 1uF CAPACITORS

Place inside socket cavity




### CPU VCCIO DECOUPLING

8X 22uF 0805, 6X 10uF 0805 INTEL RECOMMENDATION 9X22uF 0805,16X 0805 placeholders



PLACEMENT\_NOTE (C1650-C1657):

Place under socket cavity on secondary side.




PLACEMENT\_NOTE (C1660-C1665):

Place at edge of socket.



### Memory (CPU VCCDDR) DECOUPLING


6x 22uF 0805, 5x 1uF 0402. INTEL RECOMMENDATION 9X 22uF 0805



Note: VCCSA decoupling is on regulator page

### PLL (CPU VCCSFR) DECOUPLING

2x 47uF, 1x 22uF 0805, 1x 10uF 0603, 1x 4.7uF 0603, 1x 2.2uF 0402, 2x 1uF 0402. INTEL RECOMMENDATION 10x 10uF 0805



BULK CAPS ON VTT REG PAGE 78


PAGE TITLE		SYNC MASTER=K62 AARON		SYNC DATE=N/A	
CPU NON-GFX DECOUPLING		DRAWING NUMBER	051-8442	SIZE	D
Apple Inc.		REVISION	10.1.0		
NOTICE OF PROPRIETARY PROPERTY:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	16 OF 110		
II NOT TO REPRODUCE OR COPY IT		SHEET	16 OF 101		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED			

# VAXG DECOUPLING


INTEL RECOMMENDATION 6X22UF 0805,3X 4.7UF

PLACEMENT\_NOTE (C1704-C1709):

Place inside socket cavity




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
13880586	1	CAP,4.7UF,10%,6.3V,0603	C1710	VAXG
11380022	1	RES,0 OHM,5%,0603	C1710	NO_VAXG



SYNC MASTER=K62 AARON SYNC DATE=11/30/2009

PAGE TITLE		DRAWING NUMBER	SIZE
GFX DECOUPLING & PCH PWR ALIAS		051-8442	D
Apple Inc.		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	17 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	17 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



www.laptop-schematics.com

www.laptop-schematics.com

SYNC MASTER=K62 SIJI SYNC DATE=01/09/2011

PAGE TITLE: PCH SATA/PCIE/CLK/LPC/SPI

Apple Inc.


DRAWING NUMBER: 051-8442

REVISION: 10.1.0


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 18 OF 110

SHEET: 18 OF 101




PCH DMI/FDI/GRAPHICS Apple Inc.		DRAWING NUMBER 051-8442	SIZE D
REVISION 10.1.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 19 OF 110	
		SHEET 19 OF 101	




U1800  
COUGAR-POINT  
WLCSP  
SYM 5 OF 10

USB  
PCI


PAGE TITLE		SYNC DATE=01/09/2011	
PCH PCI /FLASHCACHE /USB			
Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	20 OF 110
II NOT TO REPRODUCE OR COPY IT		SHEET	20 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



PAGE TITLE		SYNC DATE=01/09/2011	
<b>PCH MISC</b>			
Apple Inc.	DRAWING NUMBER	051-8442	SIZE D
	REVISION	10.1.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	21 OF 110
		SHEET	21 OF 101
		SYNC MASTER=K62 SIJI	




PAGE TITLE		
<b>PCH POWER</b>		
Apple Inc.	DRAWING NUMBER	051-8442
	REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV ALL RIGHTS RESERVED		
PAGE	22 OF 110	
SHEET	22 OF 101	




PAGE TITLE		DRAWING NUMBER		SIZE
PCH GROUNDS		051-8442		D
Apple Inc.		REVISION		10.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		23 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		23 OF 101
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				

SYNC MASTER=K62 AARON SYNC DATE=07/01/2009



PAGE TITLE		SYNC DATE=07/01/2009	
<b>PCH DECOUPLING</b>			
 Apple Inc.	DRAWING NUMBER	051-8442	SIZE
	REVISION	10.1.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		24 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		24 OF 101	
IV ALL RIGHTS RESERVED			





R2605 OR R2606 CAN BE CHANGED TO "BUF\_CLK" OPTION LATER WHEN FCIM IS FULLY VALIDATED ->

STUFF THIS TO POWER DOWN CK505 ->

UNUSED clock terminations for FCIM MODE

DRAWING NUMBER		051-8442	SIZE	D
REVISION		10.1.0		
BRANCH				
PAGE		26 OF 110		
SHEET		26 OF 101		


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

SYNC MASTER=K62 ROSITA SYNC DATE=01/09/2011


CLOCK (CK505)

Apple Inc.


### RTC Power Sources




### PCH RTC Crystal






### PCH 25MHZ CRYSTAL



### Reset Button




### Platform Reset Connections



SMC PROVIDES RSMRST\_L DE-ASSERTION DELAY UPON ENTRY TO S5  
 SMC PROVIDES RSMRST\_L ASSERTION TIMING REQUIREMENTS UPON EXPECTED EXIT FROM S5  
 SMC MAY FORCE A RSMRST\_L ASSERTION WITHOUT AN S5 POWER TRANSITION IN SOME ERROR CASES  
 PGOOD PROVIDES RSMRST\_L ASSERTION TIMING REQUIREMENTS UPON AN UN-EXPECTED EXIT FROM S5 (POWER LOSS)

PAGE TITLE		SYNC DATE=01/09/2011	
<b>CHIPSET SUPPORT</b>			
Apple Inc.	DRAWING NUMBER	051-8442	SIZE D
	REVISION	10.1.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		28 OF 110	
SHEET		27 OF 101	



PLACEMENT NOTE:  
PLACE R2970, R2971 and C2950 close to DIMM PIN

PLACEMENT NOTE:  
PLACE R2975, R2976 and C2951 close to DIMM PIN

PLACEMENT NOTE:  
PLACE R2988, R2989 and C2921 close to DIMM PIN

PLACEMENT NOTE:  
PLACE R2978, R2979 and C2991 close to DIMM PIN

PLACEMENT NOTE:  
PLACE R2968, R2969 and C2961 near CPU


EMPTY ONE SET OF OP-AMP & POT WHEN R2960 IS STUFF

SYNC MASTER=K62 ROSITA		SYNC DATE=01/09/2011	
PAGE TITLE			
DDR3 VREF MARGINING		DRAWING NUMBER	051-8442
Apple Inc.		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	29 OF 110
		SHEET	28 OF 101


DIMM A (CLOSER TO CPU)

CAPS TO STITCH 1V5\_CPU\_MEM TO GND NEAR DIMM


DIMM B (FURTHER FROM CPU)




EXTRA DECOUPLING CAPS FOR 1V5\_CPU\_MEM RAIL



DECOUPLING CAPS FOR 1V5\_S3\_MEM AT CHANNEL A DIMM CONNECTOR




DECOUPLING CAPS FOR 1V5\_S3\_MEM AT CHANNEL B DIMM CONNECTOR




www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

SYNC MASTER=K62.ROSITA		SYNC DATE=01/09/2011	
PAGE TITLE			
<b>MEMORY CAPS</b>			
 Apple Inc.	DRAWING NUMBER	051-8442	SIZE D
	REVISION	10.1.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	30 OF 110		
SHEET	29 OF 101		



Page Notes

Power aliases required by this page:  
 - =PP1V5\_S0\_MEM\_A  
 - =PP1V5\_S3\_MEM\_A  
 - =PP0V75\_S0\_MEM\_VTT\_A  
 - =PPSPD\_S0\_MEM\_A (2.5 - 3.3V)

Signal aliases required by this page:  
 - =I2C\_SODIMMA\_SCL - ALL DQ, DQS, DM SIGNALS; TO FACILITATE BITSNAPS WITH ALIASES  
 - =I2C\_SODIMMA\_SDA

NEM options provided by this page:  
 (NONE)


SYNC MASTER=K62 ROSITA SYNC DATE=01/09/2011

Apple Inc. DRAWING NUMBER 051-8442 SIZE D

REVISION 10.1.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 I NOT TO REPRODUCE OR COPY IT  
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 I ALL RIGHTS RESERVED

PAGE 31 OF 110 SHEET 30 OF 101



**Page Notes**

Power aliases required by this page:

- PPIV5\_S0\_MEM\_B
- PPIV5\_S3\_MEM\_B
- PPOV75\_S0\_MEM\_VTT\_B
- PPSPD\_S0\_MEM\_B (2.5 - 3.3V)

Signal aliases required by this page:

- I2C\_S0DIMM\_SCL - ALL DQ, DQS, DM SIGNALS TO FACILITATE BITSNAPS WITH ALIASES
- I2C\_S0DIMM\_SDA

MEM options provided by this page:

(NONE)

SYNC MASTER=K62 ROSITA SYNC DATE=01/09/2011

Apple Inc.

051-8442

10.1.0

32 OF 110


31 OF 101

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
I NOT TO REPRODUCE OR COPY IT  
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
I ALL RIGHTS RESERVED

8	7	6	5	4	3	2	1
CPU CHANNEL A DQS 0 -> DIMM A DQS 7		CPU CHANNEL B DQS 0 -> DIMM B DQS 7		CPU CHANNEL A DQS 1 -> DIMM A DQS 6		CPU CHANNEL B DQS 1 -> DIMM B DQS 6	
MEM A DQS N<0>	MEM A DQS N<7>	MEM B DQS N<0>	MEM B DQS N<7>	MEM A DQS N<1>	MEM A DQS N<6>	MEM B DQS N<1>	MEM B DQS N<6>
MEM A DQS P<0>	MEM A DQS P<7>	MEM B DQS P<0>	MEM B DQS P<7>	MEM A DQS P<1>	MEM A DQS P<6>	MEM B DQS P<1>	MEM B DQS P<6>
MEM A DQ<7>	MEM A DQ<57>	MEM B DQ<7>	MEM B DQ<61>	MEM A DQ<15>	MEM A DQ<49>	MEM B DQ<15>	MEM B DQ<51>
MEM A DQ<6>	MEM A DQ<56>	MEM B DQ<6>	MEM B DQ<60>	MEM A DQ<14>	MEM A DQ<48>	MEM B DQ<6>	MEM B DQ<50>
MEM A DQ<5>	MEM A DQ<55>	MEM B DQ<5>	MEM B DQ<59>	MEM A DQ<13>	MEM A DQ<47>	MEM B DQ<5>	MEM B DQ<49>
MEM A DQ<4>	MEM A DQ<54>	MEM B DQ<4>	MEM B DQ<58>	MEM A DQ<12>	MEM A DQ<46>	MEM B DQ<4>	MEM B DQ<48>
MEM A DQ<3>	MEM A DQ<53>	MEM B DQ<3>	MEM B DQ<57>	MEM A DQ<11>	MEM A DQ<45>	MEM B DQ<3>	MEM B DQ<47>
MEM A DQ<2>	MEM A DQ<52>	MEM B DQ<2>	MEM B DQ<56>	MEM A DQ<10>	MEM A DQ<44>	MEM B DQ<2>	MEM B DQ<46>
MEM A DQ<1>	MEM A DQ<51>	MEM B DQ<1>	MEM B DQ<55>	MEM A DQ<9>	MEM A DQ<43>	MEM B DQ<1>	MEM B DQ<45>
MEM A DQ<0>	MEM A DQ<50>	MEM B DQ<0>	MEM B DQ<54>	MEM A DQ<8>	MEM A DQ<42>	MEM B DQ<0>	MEM B DQ<44>
CPU CHANNEL A DQS 2 -> DIMM A DQS 5		CPU CHANNEL B DQS 2 -> DIMM B DQS 5		CPU CHANNEL A DQS 3 -> DIMM A DQS 4		CPU CHANNEL B DQS 3 -> DIMM B DQS 4	
MEM A DQS N<2>	MEM A DQS N<5>	MEM B DQS N<2>	MEM B DQS N<5>	MEM A DQS N<3>	MEM A DQS N<4>	MEM B DQS N<3>	MEM B DQS N<4>
MEM A DQS P<2>	MEM A DQS P<5>	MEM B DQS P<2>	MEM B DQS P<5>	MEM A DQS P<3>	MEM A DQS P<4>	MEM B DQS P<3>	MEM B DQS P<4>
MEM A DQ<23>	MEM A DQ<40>	MEM B DQ<23>	MEM B DQ<45>	MEM A DQ<31>	MEM A DQ<37>	MEM B DQ<23>	MEM B DQ<43>
MEM A DQ<22>	MEM A DQ<39>	MEM B DQ<22>	MEM B DQ<44>	MEM A DQ<30>	MEM A DQ<36>	MEM B DQ<22>	MEM B DQ<42>
MEM A DQ<21>	MEM A DQ<38>	MEM B DQ<21>	MEM B DQ<43>	MEM A DQ<29>	MEM A DQ<35>	MEM B DQ<21>	MEM B DQ<41>
MEM A DQ<20>	MEM A DQ<37>	MEM B DQ<20>	MEM B DQ<42>	MEM A DQ<28>	MEM A DQ<34>	MEM B DQ<20>	MEM B DQ<40>
MEM A DQ<19>	MEM A DQ<36>	MEM B DQ<19>	MEM B DQ<41>	MEM A DQ<27>	MEM A DQ<33>	MEM B DQ<19>	MEM B DQ<39>
MEM A DQ<18>	MEM A DQ<35>	MEM B DQ<18>	MEM B DQ<40>	MEM A DQ<26>	MEM A DQ<32>	MEM B DQ<18>	MEM B DQ<38>
MEM A DQ<17>	MEM A DQ<34>	MEM B DQ<17>	MEM B DQ<39>	MEM A DQ<25>	MEM A DQ<31>	MEM B DQ<17>	MEM B DQ<37>
MEM A DQ<16>	MEM A DQ<33>	MEM B DQ<16>	MEM B DQ<38>	MEM A DQ<24>	MEM A DQ<30>	MEM B DQ<16>	MEM B DQ<36>
CPU CHANNEL A DQS 4 -> DIMM A DQS 3		CPU CHANNEL B DQS 4 -> DIMM B DQS 3		CPU CHANNEL A DQS 5 -> DIMM A DQS 2		CPU CHANNEL B DQS 5 -> DIMM B DQS 2	
MEM A DQS N<4>	MEM A DQS N<3>	MEM B DQS N<4>	MEM B DQS N<3>	MEM A DQS N<5>	MEM A DQS N<2>	MEM B DQS N<5>	MEM B DQS N<2>
MEM A DQS P<4>	MEM A DQS P<3>	MEM B DQS P<4>	MEM B DQS P<3>	MEM A DQ<47>	MEM A DQ<17>	MEM B DQS P<5>	MEM B DQS P<2>
MEM A DQ<39>	MEM A DQ<28>	MEM B DQ<39>	MEM B DQ<48>	MEM A DQ<46>	MEM A DQ<16>	MEM B DQ<47>	MEM B DQ<18>
MEM A DQ<38>	MEM A DQ<27>	MEM B DQ<38>	MEM B DQ<47>	MEM A DQ<45>	MEM A DQ<15>	MEM B DQ<46>	MEM B DQ<17>
MEM A DQ<37>	MEM A DQ<26>	MEM B DQ<37>	MEM B DQ<46>	MEM A DQ<44>	MEM A DQ<14>	MEM B DQ<45>	MEM B DQ<16>
MEM A DQ<36>	MEM A DQ<25>	MEM B DQ<36>	MEM B DQ<45>	MEM A DQ<43>	MEM A DQ<13>	MEM B DQ<44>	MEM B DQ<15>
MEM A DQ<35>	MEM A DQ<24>	MEM B DQ<35>	MEM B DQ<44>	MEM A DQ<42>	MEM A DQ<12>	MEM B DQ<43>	MEM B DQ<14>
MEM A DQ<34>	MEM A DQ<23>	MEM B DQ<34>	MEM B DQ<43>	MEM A DQ<41>	MEM A DQ<11>	MEM B DQ<42>	MEM B DQ<13>
MEM A DQ<33>	MEM A DQ<22>	MEM B DQ<33>	MEM B DQ<42>	MEM A DQ<40>	MEM A DQ<10>	MEM B DQ<41>	MEM B DQ<12>
MEM A DQ<32>	MEM A DQ<21>	MEM B DQ<32>	MEM B DQ<41>	MEM A DQ<39>	MEM A DQ<9>	MEM B DQ<40>	MEM B DQ<11>
CPU CHANNEL A DQS 6 -> DIMM A DQS 1		CPU CHANNEL B DQS 6 -> DIMM B DQS 1		CPU CHANNEL A DQS 7 -> DIMM A DQS 0		CPU CHANNEL B DQS 7 -> DIMM B DQS 0	
MEM A DQS N<6>	MEM A DQS N<1>	MEM B DQS N<6>	MEM B DQS N<1>	MEM A DQS N<7>	MEM A DQS N<0>	MEM B DQS N<7>	MEM B DQS N<0>
MEM A DQS P<6>	MEM A DQS P<1>	MEM B DQS P<6>	MEM B DQS P<1>	MEM A DQS P<7>	MEM A DQS P<0>	MEM B DQS P<7>	MEM B DQS P<0>
MEM A DQ<63>	MEM A DQ<5>	MEM B DQ<63>	MEM B DQ<2>	MEM A DQ<62>	MEM A DQ<4>	MEM B DQ<62>	MEM B DQ<1>
MEM A DQ<62>	MEM A DQ<4>	MEM B DQ<62>	MEM B DQ<1>	MEM A DQ<61>	MEM A DQ<3>	MEM B DQ<61>	MEM B DQ<0>
MEM A DQ<61>	MEM A DQ<3>	MEM B DQ<61>	MEM B DQ<0>	MEM A DQ<60>	MEM A DQ<2>	MEM B DQ<60>	MEM B DQ<0>
MEM A DQ<60>	MEM A DQ<2>	MEM B DQ<60>	MEM B DQ<0>	MEM A DQ<59>	MEM A DQ<1>	MEM B DQ<59>	MEM B DQ<0>
MEM A DQ<59>	MEM A DQ<1>	MEM B DQ<59>	MEM B DQ<0>	MEM A DQ<58>	MEM A DQ<0>	MEM B DQ<58>	MEM B DQ<0>
MEM A DQ<58>	MEM A DQ<0>	MEM B DQ<58>	MEM B DQ<0>	MEM A DQ<57>	MEM A DQ<7>	MEM B DQ<57>	MEM B DQ<6>
MEM A DQ<57>	MEM A DQ<7>	MEM B DQ<57>	MEM B DQ<6>	MEM A DQ<56>	MEM A DQ<6>	MEM B DQ<56>	MEM B DQ<5>
MEM A DQ<56>	MEM A DQ<6>	MEM B DQ<56>	MEM B DQ<5>				

### DDR3 RESET SUPPORT

SNB? CANNOT CONTROL THIS SIGNAL DIRECTLY SINCE IT MUST BE HIGH IN SLEEP AND CPU MEM RAILS ARE NOT POWERED IN SLEEP.



### MEMORY CLOCK ALIASING

MEM A CLK P<0>	MEM A CLK P<0>	MEM B CLK P<0>	MEM B CLK P<0>
MEM A CLK N<0>	MEM A CLK N<0>	MEM B CLK N<0>	MEM B CLK N<0>
MEM A CLK P<1>	MEM A CLK P<1>	MEM B CLK P<1>	MEM B CLK P<1>
MEM A CLK N<1>	MEM A CLK N<1>	MEM B CLK N<1>	MEM B CLK N<1>
MEM A CLK P<2>	MEM A CLK P<2>	MEM B CLK P<2>	MEM B CLK P<2>
MEM A CLK N<2>	MEM A CLK N<2>	MEM B CLK N<2>	MEM B CLK N<2>
MEM A CLK P<3>	MEM A CLK P<3>	MEM B CLK P<3>	MEM B CLK P<3>
MEM A CLK N<3>	MEM A CLK N<3>	MEM B CLK N<3>	MEM B CLK N<3>

	CPU_RESET_L	ISOLATE_L	MEM_RESET_L
S5	0	3.3V	0
S0	0	3.3V	0
S0	1.5V	3.3V	1.5V
S3	0	0	1.5V
S0	1.5V	3.3V	1.5V
S5	0	3.3V	0

S	R	CLK	D	Q	QB
L	H	X	X	L	L
H	L	X	X	L	H
L	L	X	X	H	H
H	H	POSEDGE	L	L	H
H	H	POSEDGE	H	H	L

SYNC MASTER=K62 ROSITA SYNC DATE=01/09/2011

**DDR3 SUPPORT AND BITSWAPS**


Apple Inc.

DRAWING NUMBER: 051-8442 SIZE: D

REVISION: 10.1.0


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE III NOT TO REPRODUCE OR COPY IT IV ALL RIGHTS RESERVED

PAGE: 33 OF 110 SHEET: 32 OF 101



PAGE TITLE		SYNC DATE=07/16/2009	
PCI-E Wireless Connector		DRAWING NUMBER	SIZE
Apple Inc.		051-8442	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		10.1.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		34 OF 110	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		33 OF 101	

# USB HUB-1



SEL1	SEL0	DESCRIPTION
DEFAULT K23F ==> 0	0	Internal Default with Self powered Operation
0	1	SMBUS Slave Config
1	0	Internal Default with Bus powered Operation
1	1	EEPROM Supported

NON_REM1	NON_REMO	DESCRIPTION
0	0	All ports are Non removable
0	1	Port1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port1,2 and 3 are non Removable

BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0721	2	SMSC USK2061-AEZG	U3500,U3600	CRITICAL	HUB_USK2061
338S0824	2	SMSC USB2514B	U3500,U3600	CRITICAL	HUB_USB2514B

SYNC MASTER=K62\_S1J1 SYNC DATE=11/14/2010

**USB HUB 1**

Apple Inc.


DRAWING NUMBER: 051-8442 SIZE: D

REVISION: 10.1.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 35 OF 110  
 SHEET: 34 OF 101

# USB HUB-2






SYNC MASTER=K62_S1J1		SYNC DATE=11/14/2010	
<b>USB HUB 2</b>			
Apple Inc.		DRAWING NUMBER	051-8442
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	10.1.0
		PAGE	36 OF 110
		SHEET	35 OF 101


CAESAR IV 1.2V INT.VR CMPTS

CAESAR IV POWER ENABLE CIRCUIT


CAESAR IV ACTIVITY LED




CAESAR IV WAKE# ISOLATION




CAESAR IV 25MHZ XTAL



CAESAR IV SW RESET GATING




CAESAR IV RESET CONNECTION




CAESAR IV STRAPS (NONE)

CAESAR IV CLKREQ ISOLATION



SYNC MASTER=K62 MARK		SYNC DATE=01/09/2011	
CAESAR IV SUPPORT			
Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	38 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	36 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BCM57765 ENET SR pins are internal 1.2V switching regulator. See note for SR\_DISABLE below.  
 If disabled: Okay to float VDD, VDDP & LX pin. VFB must always connect to =PP1V2\_S3\_ENET\_PHY.  
 If enabled: VDD/VDDP connect to =PP3V3\_S3\_ENET\_PHY (add bypassing), LX connects to inductor.  
 Special Star routing needed on these pins. Decoupling on Pg 37.



281mA (1000base-T max power, Caesar IV)  
 =PP3V3\_S3\_ENET\_PHY\_FET

=PP1V2\_S3\_ENET\_PHY 36  
 396mA (1000base-T, Caesar II)

Internal 1.2V Switching Regulator pins.

LR\_OUT/GPIO1 is used as a 3.3V/1.8V internal LDO out for the card reader on-chip I/O.  
 Connect only to U3900 pin 20.

MUST DO: REMOVE C/R3959 AFTER PROTO 2

**PHY Non-Volatile Memory**  
 ROM contains MAC address, PCIe config info as well as code for Bonjour proxy. Avoids need for EPI to program at startup. (Required ROM size 1 Mbit)

NOTE: Pull-down on SO plus internal pull-ups on other 3 SPI pins configures ENET for the Atmel AT45DB011D (1Mbit) ROM. If a different ROM is used then the straps must change.  
 NOTE: ENETM requires SI pull-down instead of SO.

ENET 1.2V SR IS ENABLED IF FLOATING.  
 ENET\_CR Signals  
 BCM requests SD CR[0:7], CMD, CLK termination.  
 ENET\_SR\_DISABLE  
 If ENET switching regulator is used, this pin can float (alias to TP\_). If not used, must be pulled to 3.3V ENET via 1K resistor (not provided on this page).

No MS (Memory Stick) Insert feature needed. Control signal to light LED or control SD bus power.  
 ENET supports both active-levels for WP.

SYNC MASTER=K62 MARK SYNC DATE=01/09/2011  
 PAGE TITLE  
**ETHERNET PHY (CAESAR IV)**  
 Apple Inc.  
 DRAWING NUMBER 051-8442 SIZE D  
 REVISION 10.1.0  
 BRANCH  
 PAGE 39 OF 110  
 SHEET 37 OF 101  
 NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A

A

THIS PAGE IS DIFFERENT BETWEEN K60 AND K62.

www.laptop-schematics.com



SYNC MASTER=K62 MARK		SYNC DATE=01/09/2011	
Ethernet Connector			
Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	40 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	38 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8

7

6


5

4

3


2

1




SYNC MASTER=K62 ROSITA		SYNC DATE=01/09/2011	
PAGE TITLE <b>FireWire LLC/PHY (FW643)</b>			
Apple Inc.		DRAWING NUMBER 051-8442	SIZE D
		REVISION 10.1.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 41 OF 110	SHEET 39 OF 101


FW643 1.0V GENERATION



Termination  
Place close to FireWire PHY




1394 PHY DATA/STROBE OPTIONS



2ND & 3RD TPA/TPB PAIR UNUSED

- 39 FW\_P1\_TPBIAΣ == NC\_FW\_PORT1\_TPBIAΣ
  - 39 FW\_P1\_TPA\_P == NC\_FW\_PORT1\_TPA\_P
  - 39 FW\_P1\_TPA\_N == NC\_FW\_PORT1\_TPA\_N
  - 39 FW\_P1\_TPB\_P == NC\_FW\_PORT1\_TPB\_P
  - 39 FW\_P1\_TPB\_N == NC\_FW\_PORT1\_TPB\_N
  - 39 FW\_P2\_TPBIAΣ == NC\_FW\_PORT2\_TPBIAΣ
  - 39 FW\_P2\_TPA\_P == NC\_FW\_PORT2\_TPA\_P
  - 39 FW\_P2\_TPA\_N == NC\_FW\_PORT2\_TPA\_N
  - 39 FW\_P2\_TPB\_P == NC\_FW\_PORT2\_TPB\_P
  - 39 FW\_P2\_TPB\_N == NC\_FW\_PORT2\_TPB\_N
- NOTE: AGERE'S RECOMMENDATION FOR UNUSED PORTS

SYNC MASTER=K62 ROSITA		SYNC DATE=01/09/2011	
PAGE TITLE <b>FireWire: 1394B MISC</b>			
Apple Inc.		DRAWING NUMBER 051-8442	SIZE D
		REVISION 10.1.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 42 OF 110	SHEET 40 OF 101




FW PORT0 TPA N NO\_TEST=TRUE  
 FW PORT0 TPA P NO\_TEST=TRUE  
 FW PORT0 TPA R NO\_TEST=TRUE  
 FW PORT0 TPA N NO\_TEST=TRUE  
 FW PORT0 TPA P NO\_TEST=TRUE



AREF needs to be isolated from all local grounds per 1394b spec  
 When a bilingual device is connected to a beta-only device, there is no DC path between them (to avoid ground offset issue)

BREF should be hard-connected to logic ground for speed signaling and connection

ACTIVE "LATE VG" + ESD PROTECTION





SYNC MASTER=K62 ROSITA		SYNC DATE=01/09/2011	
PAGE TITLE			
FIREWIRE CONNECTOR			
Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	43 OF 110
		SHEET	41 OF 101







BOMOPTION OPTIONS FOR SATA PORT A1 AND A2

A1	A2	ODD_SATA:P1	ODD_SATA:P2
SSD	ODD		X
ODD		X	




USE OF PORT A2 FOR SSD IS NOT INTENDED VIA BOMOPTION THOUGH MLB SUPPORTS IT.  
 5V (SSD) 1.4A/0.8A/0.03A  
 5V (ODD) 1.5A/1A/0.14A



PAGE TITLE		SYNC DATE=01/09/2011	
SATA Connectors		DRAWING NUMBER	SIZE
Apple Inc.		051-8442	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		10.1.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	45 OF 110
II NOT TO REPRODUCE OR COPY IT		SHEET	42 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

# USB / SMC DEBUG MUX

ADDED AT EVT & SWITCH TO S5 RAIL



Current Limit at 2.1Amp (@ S3 & S0)

(PUT CAP ON CONNECTOR SIDE)

(PUT CAP ON CONNECTOR SIDE)

**USB PORT POWER:**

EACH PORT IS HARDWARE Capable of :

STATE	MAX	MIN ( WITHIN THE TOLERANCE)
S0, S3	2.7A	2.1A -- PER PORT

WHEN CURRENT HITS LIMIT, TPS2561 BECOME CONSTANT CURRENT MODE AND STAY AT THE LIMIT LEVEL UNTIL THERMAL SHUTDOWN WHEN JUNCTION REACH 130C


SOFTWARE WILL ALLOW 500MA/PORT, PLUS 2700MA EXTRA POWER TO BE distributed to approved devices on a 1st-come, 1st-served basis.

EXAMPLE: Port 1 - iPad fast charging = 2100mA  
 Port 2 - Wired Keyboard = 1100mA  
 Port 3 - iPhone fast charging = 1000mA  
 PORT 4 - USB 2.0 500MA = 500MA  
 TOTAL: 4700MA


SYNC MASTER=K62_JERRY		SYNC DATE=01/09/2011	
<b>EXTERNAL USB CONNECTORS</b>			
Apple Inc.		DRAWING NUMBER	051-8442
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	10.1.0
		PAGE	46 OF 110
		SHEET	43 OF 101

www.laptop-schematics.com


### IR RECEIVER CONNECTOR



### CAMERA/ALS & BLUETOOTH (K37A) CONNECTOR



### SD Card Reader Board ( Lazarus )




Skin Temp sense at upper Left Screen corner


SYNC MASTER=K62, JERRY		SYNC DATE=01/09/2011	
Internal USB Connections			
Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	47 OF 110
		SHEET	44 OF 101

SD CARD 3.3V OVERCURRENT PROTECTION CHIP WITH ACTIVE LOAD DISCHARGE


TPS2065-1 (1.0A LIMIT) HAS ACTIVE LOAD DISCHARGE SO R4800 IS NOSTUFF.



SDCONN DETECT DEBOUNCE, INVERSION, AND DETECT-CHANGED PCH GPIO CIRCUIT




SD CARD CONNECTOR



SYNC MASTER=K62 MARK		SYNC DATE=01/09/2011	
PAGE TITLE <b>SD READER CONNECTOR</b>			
Apple Inc.		DRAWING NUMBER 051-8442	SIZE D
		REVISION 10.1.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 48 OF 110	SHEET 45 OF 101

NOTE: Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.


338S0878



SMC PB3: SMC\_IQ\_THROTTLE\_L for MG systems. Otherwise, TP/NC okay (was ISENSE\_CAL\_EN)  
 SMC PG1: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.


PAGE TITLE		SYNC DATE=01/09/2011	
<b>SMC</b>		DRAWING NUMBER	SIZE
Apple Inc.		051-8442	D
REVISION		10.1.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		49 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		46 OF 101	
IV ALL RIGHTS RESERVED			

SMC Reset "Button", Supervisor & AVREF Supply




MR1\* and MR2\* must both be low to cause manual reset.  
Used on mobiles to support SMC reset via keyboard.  
NOTE: Internal pull-ups are to VIN, not V+.


MISC. SIGNAL ALIASES




UNUSED PORT 7 ANALOG SENSORS




UNUSED TP/NC ALIASES




SMC Crystal Circuit




POWER BUTTON




MEM\_EVENT



SMC & MXM THERMTRIP LEVEL SHIFTING




SMC PROCHOT 3.3V LEVEL SHIFTING




SYNC MASTER=K62_JERRY		SYNC DATE=01/09/2011	
<b>SMC Support</b>			
Apple Inc.	DRAWING NUMBER	051-8442	SIZE D
	REVISION	10.1.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	50 OF 110
		SHEET	47 OF 101


# LPC+SPI Connector



# Alternate SPI ROM Support



# SPI Bus Series Resistance Option



PAGE TITLE		DRAWING NUMBER		SIZE
LPC+SPI Debug Connector		051-8442		D
Apple Inc.		REVISION		10.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		51 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		48 OF 101
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				

### PCH "SMBUS" CONNECTIONS

### PCH "SML 0" CONNECTIONS

### SMC "A" SMBUS CONNECTIONS

NOTE: SMC RMT BUS REMAINS POWERED AND MAY BE ACTIVE IN S3 STATE  
BUS A CAN USE EITHER INTERNAL SMC CHANNEL 0 OR 1, K74 CHOOSES 1

THIS PAGE DIFFERENT BETWEEN K60 AND K62.

### SMC "MANAGEMENT" SMBUS (BUS 1)

USES INTERNAL SMC CONTROLLER CHANNEL 1 ONLY

### SMC SLAVE SMBUS "2" CONNECTIONS

USES INTERNAL SMC CONTROLLER CHANNEL 2 ONLY (NO CONNECTIONS, JUST PULLUP)

### SMC "B" SMBUS CONNECTIONS

BUS B CAN USE EITHER INTERNAL SMC CHANNEL 0 OR 1, K60/62 CHOOSES 0

### DISPLAY TCON TO SPTX OR O2M BLC






### SMC "0" SMBUS CONNECTIONS

USES INTERNAL SMC CONTROLLER CHANNEL 0 ONLY

### T29 I2C CONNECTIONS


I2C BUS PULL-UP RAIL MUST REFLECT WHEN USB POWER (VBUS) IS VALID.

### PCH "SML 1" CONNECTIONS




THE PCH address is user programmable by SPI ROM

PAGE TITLE		SYNC DATE=01/09/2011	
<b>SMBUS CONNECTIONS</b>			
Apple Inc.		DRAWING NUMBER	051-8442
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	10.1.0
		PAGE	52 OF 110
		SHEET	49 OF 101





PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
104S0018	1	RES, 2 MILLIOHM, 1206	R5300	CPU_V5_SENSE
101S0414	1	RES, 0 OHM, 1206, 20 MILLIOHM MAX	R5300	NO_CPU_V5_SENSE
132S0080	2	CAP, 0.22UF, 402	C5301, C5302	CPU_V5_SENSE
116S0004	2	RES, 0 OHM, 402	C5301, C5302	NO_CPU_V5_SENSE


THE NO V5S PCH SENSE, NO CPU VCCSA SENSE, AND NO CPU VAXG SENSE OPTIONS SHOULD IDEALLY NEVER BE USED AS TOTAL CPU POWER SENSING REQUIRES ALL 3 SENSORS.



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S0312	1	RES, MTL FILM, 1/16W, 9.31K, 0402	R5331	CPUVCORE-3PH
114S0345	1	RES, MTL FILM, 1/16W, 21K, 0402	R5331	CPUVCORE-4PH




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
132S0080	2	CAP, 0.22UF, 402	C5371, C5372	DIMM_V5_SENSE
116S0004	2	RES, 0 OHM, 402	C5371, C5372	PRODUCTION




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
104S0018	1	RES, 2 MILLIOHM, 1206	R5310	CPU_VCCSA_SENSE
101S0414	1	RES, 0 OHM, 1206, 20 MILLIOHM MAX	R5310	NO_CPU_VCCSA_SENSE
132S0080	2	CAP, 0.22UF, 402	C5311, C5312	CPU_VCCSA_SENSE
116S0004	2	RES, 0 OHM, 402	C5311, C5312	NO_CPU_VCCSA_SENSE

THE NO V5S PCH SENSE, NO CPU VCCSA SENSE, AND NO CPU VAXG SENSE OPTIONS SHOULD IDEALLY NEVER BE USED AS TOTAL CPU POWER SENSING REQUIRES ALL 3 SENSORS.




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
132S0080	2	CAP, 0.22UF, 402	C5340, C5342	VAXG
116S0004	2	RES, 0 OHM, 402	C5340, C5342	NO_VAXG



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
104S0018	1	RES, 2 MILLIOHM, 1206	R5320	1V05_PCH_SENSE
101S0414	1	RES, 0 OHM, 1206, 20 MILLIOHM MAX	R5320	NO_1V05_PCH_SENSE
132S0080	2	CAP, 0.22UF, 402	C5321, C5322	1V05_PCH_SENSE
116S0004	2	RES, 0 OHM, 402	C5321, C5322	NO_1V05_PCH_SENSE

THE NO V5S PCH SENSE, NO CPU VCCSA SENSE, AND NO CPU VAXG SENSE OPTIONS SHOULD IDEALLY NEVER BE USED AS TOTAL CPU POWER SENSING REQUIRES ALL 3 SENSORS.



NOTE: TOTAL CPU POWER = VCC0\*IC0C + VCC5\*IC5R + VCCSA\*ICSA + VV1R\*IC1R

SYNC MASTER=K62 MARK SYNC DATE=01/09/2011

## CPU/PCH/GPU POWER SENSE

Apple Inc.

DRAWING NUMBER: 051-8442 SIZE: D


REVISION: 10.1.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 53 OF 110 SHEET: 50 OF 101

www.laptop-schematics.com

### HDD OOB TEMPERATURE SENSING




DRIVE ACTIVE = VALID SIGNAL PROTOCOL BETWEEN 0-2.0V.  
DRIVE ASLEEP = HDD DRIVES HDD\_OOB\_TEMP LOW  
DRIVE ABSENT = OOB IS PULLED HIGH UNLESS PCH DETERMINES SSD PRESENT AND DRIVES USE\_HDD\_OOB\_L LOW WHICH THEN PULLS HDD\_OOB\_TEMP LOW.

NOTE: WILL BE CONNECTED TO SATA PWR CONNECTOR PIN 11  
THIS PIN IS ORIGINALLY INTENDED FOR HDD LED OUTPUT,  
AND ALSO FOR HDD STAGGERED PIN UP (FLOATING) OR IMMEDIATE SPIN-UP (GROUND).  
BOTH FUNCTIONS NOT USED.

www.laptop-schematics.com


SYNC MASTER=K62 MARK		SYNC DATE=01/09/2011	
PAGE TITLE <b>HDD OOB SENSE</b>			
DRAWING NUMBER 051-8442		SIZE D	
REVISION 10.1.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 54 OF 110		SHEET 51 OF 101	

# SNS T1: PRODUCTION TEMP SENSOR IC




EMC1428-7: 6.8K PULL UP: I2C ADDRESS: WRITE: 0x92, READ: 0x93


## AMBIENT TEMP SENSOR




## ODD TEMP SENSOR




## RIGHT SKIN TEMP SENSOR




## LEFT SKIN TEMP SENSOR




## MXM HTSK TEMP SENSOR



## CPU PROXIMITY TEMP SENSOR




## CPU HTSK TEMP SENSOR




THIS PAGE DIFFERENT BETWEEN K60 AND K62.

# SNS T2: DEVELOPMENT TEMP SENSOR IC




EMC1414-A-AIZL: 33K PULL UP: I2C ADDRESS: WRITE: 0x78, READ: 0x79

PAGE TITLE		SYNC MASTER=K62 MARK		SYNC DATE=01/09/2011	
<b>TEMP SENSORS</b>					
Apple Inc.		DRAWING NUMBER	051-8442	SIZE	D
		REVISION	10.1.0	BRANCH	
NOTICE OF PROPRIETARY PROPERTY:					
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:					
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					
PAGE		55 OF 110		SHEET	
				52 OF 101	



SYNC MASTER=K62, JERRY		SYNC DATE=01/09/2011	
PAGE TITLE			
<b>HD AND OD FAN</b>			
Apple Inc.		DRAWING NUMBER	051-8442
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	10.1.0
		PAGE	56 OF 110
		SHEET	53 OF 101

www.laptop-schematics.com  
 SMC'S FAN3 OUTPUT CONTROL FAN 2




CPU FAN

FAN 3 SMC CONTROL (UNUSED)


SYNC MASTER=K62_JERRY		SYNC DATE=01/09/2011	
CPU FAN			
Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	57 OF 110
		SHEET	54 OF 101

www.laptop-schematics.com




www.laptop-schematics.com


SYNC MASTER=K62 AARON		SYNC DATE=11/30/2009	
PAGE TITLE			
SPI ROM			
DRAWING NUMBER		051-8442	SIZE
Apple Inc.		10.1.0	D
REVISION			
BRANCH			
PAGE			
61 OF 110			
SHEET			
55 OF 101			
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
353S2592	353S3199		U6201	CS4206A



PAGE TITLE		SYNC DATE=01/09/2011	
<b>AUDIO: CODEC/REGULATOR</b>		DRAWING NUMBER	051-8442
Apple Inc.		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	62 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	56 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




CODEC Nom SE RIN = 20K OHMS  
 FC = 3.62 HZ  
 VIN = 2VRMS, CODEC VIN = 1.14 VRMS  
 NET RIN = 18K OHMS

PAGE TITLE		DRAWING NUMBER		SIZE
AUDIO: FILTER/BUFFER		051-8442		D
Apple Inc.		REVISION		10.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		63 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		57 OF 101
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				

RIGHT CH SPEAKER AMP  
APPLE P/N 353S3069

R6402 = HIGH = 400 KHZ  
SPEAKER AMP GAIN = +9 DB  
SPEAKER AMP RIN = 210K NOMINAL W/ +9 DB GAIN  
FC\_HPF, TWEETERS = ~924 HZ (820 PF)  
FC\_HPF, WOOFERS = ~23 HZ (0.033 UF)




OUTPUT POLARITY FLIP TO MAKE LAYOUT MORE LOGICAL

PAGE TITLE		DRAWING NUMBER	
AUDIO: SPEAKER AMP_1		051-8442	
Apple Inc.		SIZE D	
REVISION		10.1.0	
BRANCH		PAGE	
NOTICE OF PROPRIETARY PROPERTY:		64 OF 110	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		58 OF 101	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

LEFT CH SPEAKER AMP  
APPLE P/N 353S3069

R6502 = LOW = 300 KHZ  
SPEAKER AMP GAIN = +9 DB  
SPEAKER AMP RIN = 210K NOMINAL W/ +9 DB GAIN  
FC\_HPF, TWEETERS = ~924 HZ (820 PF)  
FC\_HPF, WOOFERS = ~23 HZ (0.033 UF)



SYNC MASTER=K62 DAVID		SYNC DATE=01/09/2011	
<b>AUDIO: SPEAKER AMP</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-8442	D
		REVISION	10.1.0
		PAGE	65 OF 110
		SHEET	59 OF 101

8

7

6

5

4

3

2

1

### INTERNAL MIC CON APPLE P/N 518S0677

### SPEAKER CABLE CONNECTORS

APPLE P/N 518S0748  
APPLE P/N 518S0656



PROPERTIES FOR ALL SPKR NETS

CRITICAL

PROPERTIES FOR ALL SPKR NETS

CRITICAL

WOOFER (BR)  
TWEETER (FR)



CRITICAL  
J6601  
53780-8603  
M-RT-SM

CRITICAL  
J6602  
78048-0473  
M-RT-SM

CRITICAL  
J6603  
78048-0573  
M-RT-SM

D

D

C

C

B


B

A

A


### REMOTE I/O CONNECTOR APPLE P/N 518S0723

CRITICAL  
J6600  
20143-020E-20F  
F-RT-SM




SYNC MASTER=K62 DAVID		SYNC DATE=01/09/2011	
Audio: MLB to I/O Conn.			
Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY:		PAGE	66 OF 110
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	60 OF 101
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Internal Microphone Impedance Matching




IPHS HS Detect Debounce CKT




Digital Out (DETECT B)

Headphone Out (DETECT D)

LI Insert Detect (DETECT C)



DP Audio Enable



SYNC MASTER=K62 DAVID		SYNC DATE=01/09/2011	
PAGE TITLE <b>AUDIO: Detects/Grounding</b>			
DRAWING NUMBER 051-8442		SIZE D	
REVISION 10.1.0		BRANCH	
PAGE 67 OF 110		SHEET 61 OF 101	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

# MIKEY RECEIVER CKT

WRITE: 0X72 READ: 0X73 APN 353S2640

**CODEC OUTPUT SIGNAL PATHS**

FUNCTION	VOLUME/MUTE	CONVERTER	PIN COMPLEX	SHDN	DET ASSIGNMENT
HP/LINE OUT	0X03 (3)	0X03 (3)	0X0A (10,D)	GPIO_2	0X0A (D)
PRIMARY SPKRS (WFR)	0X04 (4)	0X04 (4)	0X0B (11)	GPIO_3	N/A
SECONDARY SPKRS (TWT)	0X02 (2)	0X02 (2)	0X09 (09)	GPIO_3	N/A
SPDIF OUT	N/A	0X08 (8)	0x10 (16)	N/A	0X0D (B)

**CODEC INPUT SIGNAL PATHS**


FUNCTION	CONVERTER	PIN COMPLEX	ENABLE/CONTROL	DET ASSIGNMENT
LINE IN	0X05 (5)	0X12 (12,C)	N/A	0X12 (C)
SPDIF IN	0X07 (7)	0x0F (15)	N/A	N/A
INTERNAL MIC	0X06 (6)	0X0E (14,LEFT & RIGHT)	N/A	N/A
EXTERNAL MIC	0X06 (6)	0X0D (13,V22,B,LEFT)	COUGAR POINT GPIO 16	COUGAR POINT GPIO 5 (RCVR INT) COUGAR POINT GPIO 3 (PERIPH DET)

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
AUDIO	*	0.1 MM	?
SPKROUT	*	0.2 MM	?

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
AUDIODIFF	*	AUDIODIFF
SPKROUTDIFF	*	SPKROUTDIFF


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
AUDIODIFF	*	Y	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM
SPKROUTDIFF	*	Y	0.6 MM	0.25 MM	10 MM	0.2 MM	0.2 MM

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
DIFF	AUDIODIFF	AUDIODIFF	AUDIO	AUD_HP_L_P
DIFF	AUDIODIFF	AUDIODIFF	AUDIO	AUD_HP_L_N
DIFF	AUDIODIFF	AUDIODIFF	AUDIO	AUD_HP_R_P
DIFF	AUDIODIFF	AUDIODIFF	AUDIO	AUD_HP_R_N
DIFF	AUDIODIFF	AUDIODIFF	AUDIO	AUD_LO1_L_P
DIFF	AUDIODIFF	AUDIODIFF	AUDIO	AUD_LO1_L_N
DIFF	AUDIODIFF	AUDIODIFF	AUDIO	AUD_LO1_R_P
DIFF	AUDIODIFF	AUDIODIFF	AUDIO	AUD_LO1_R_N
DIFF	AUDIODIFF	AUDIODIFF	AUDIO	AUD_LO2_L_P
DIFF	AUDIODIFF	AUDIODIFF	AUDIO	AUD_LO2_L_N
DIFF	AUDIODIFF	AUDIODIFF	AUDIO	AUD_LO2_R_P
DIFF	AUDIODIFF	AUDIODIFF	AUDIO	AUD_LO2_R_N
DIFF	AUDIODIFF	AUDIODIFF	AUDIO	AUD_RAMP_LINC_P
DIFF	AUDIODIFF	AUDIODIFF	AUDIO	AUD_RAMP_LINC_N
DIFF	AUDIODIFF	AUDIODIFF	AUDIO	AUD_RAMP_RINC_P
DIFF	AUDIODIFF	AUDIODIFF	AUDIO	AUD_RAMP_RINC_N
DIFF	AUDIODIFF	AUDIODIFF	AUDIO	AUD_RAMP_LIN_P
DIFF	AUDIODIFF	AUDIODIFF	AUDIO	AUD_RAMP_LIN_N
DIFF	AUDIODIFF	AUDIODIFF	AUDIO	AUD_RAMP_RIN_P
DIFF	AUDIODIFF	AUDIODIFF	AUDIO	AUD_RAMP_RIN_N
DIFF	AUDIODIFF	AUDIODIFF	AUDIO	AUD_LAMP_LINC_P
DIFF	AUDIODIFF	AUDIODIFF	AUDIO	AUD_LAMP_LINC_N
DIFF	AUDIODIFF	AUDIODIFF	AUDIO	AUD_LAMP_RINC_P
DIFF	AUDIODIFF	AUDIODIFF	AUDIO	AUD_LAMP_RINC_N
DIFF	AUDIODIFF	AUDIODIFF	AUDIO	AUD_LAMP_LIN_P
DIFF	AUDIODIFF	AUDIODIFF	AUDIO	AUD_LAMP_LIN_N
DIFF	AUDIODIFF	AUDIODIFF	AUDIO	AUD_LAMP_RIN_P
DIFF	AUDIODIFF	AUDIODIFF	AUDIO	AUD_LAMP_RIN_N
DIFF	AUDIODIFF	AUDIODIFF	AUDIO	AUD_LO1_L_C_P
DIFF	AUDIODIFF	AUDIODIFF	AUDIO	AUD_LO1_L_C_N
DIFF	AUDIODIFF	AUDIODIFF	AUDIO	AUD_LO1_R_C_P
DIFF	AUDIODIFF	AUDIODIFF	AUDIO	AUD_LO1_R_C_N
DIFF	AUDIODIFF	AUDIODIFF	AUDIO	MAX97220_INL_P
DIFF	AUDIODIFF	AUDIODIFF	AUDIO	MAX97220_INL_N
DIFF	AUDIODIFF	AUDIODIFF	AUDIO	MAX97220_INR_P
DIFF	AUDIODIFF	AUDIODIFF	AUDIO	MAX97220_INR_N
DIFF	AUDIODIFF	AUDIODIFF	SPKROUT	AUD_SPKR_RWFR_OUT_P
DIFF	AUDIODIFF	AUDIODIFF	SPKROUT	AUD_SPKR_RWFR_OUT_N
DIFF	AUDIODIFF	AUDIODIFF	SPKROUT	AUD_SPKR_RTWT_OUT_P
DIFF	AUDIODIFF	AUDIODIFF	SPKROUT	AUD_SPKR_RTWT_OUT_N
DIFF	AUDIODIFF	AUDIODIFF	SPKROUT	AUD_SPKR_LWFR_OUT_P
DIFF	AUDIODIFF	AUDIODIFF	SPKROUT	AUD_SPKR_LWFR_OUT_N
DIFF	AUDIODIFF	AUDIODIFF	SPKROUT	AUD_SPKR_LWTW_OUT_P
DIFF	AUDIODIFF	AUDIODIFF	SPKROUT	AUD_SPKR_LWTW_OUT_N
DIFF	AUDIODIFF	AUDIODIFF	AUDIO	AUD_MIC1_IN_P
DIFF	AUDIODIFF	AUDIODIFF	AUDIO	AUD_MIC1_IN_N
DIFF	AUDIODIFF	AUDIODIFF	AUDIO	AUD_MIC_INR_P
DIFF	AUDIODIFF	AUDIODIFF	AUDIO	AUD_MIC_INR_N
DIFF	AUDIODIFF	AUDIODIFF	AUDIO	AUD_MIC_IN1_CONN_P
DIFF	AUDIODIFF	AUDIODIFF	AUDIO	AUD_MIC_IN1_CONN_N




SYNC MASTER=K62 DAVID		SYNC DATE=01/09/2011	
<b>AUDIO: Mikey</b>			
Apple Inc.		DRAWING NUMBER	051-8442
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	10.1.0
		PAGE	68 OF 110
		SHEET	62 OF 101

# SLP\_S4 ENABLES




# SLP\_S3 ENABLES




SYNC MASTER=K62_S1JI		SYNC DATE=01/09/2011	
PAGE TITLE <b>POWER SEQUENCING ENABLES</b>			
Apple Inc.		DRAWING NUMBER 051-8442	SIZE D
REVISION 10.1.0		BRANCH	
PAGE 69 OF 110		SHEET 63 OF 101	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

PGOOD COMPARATORS FOR PP1V8\_S0 AND PP12V\_S0




S0 RAILS PGOOD



VCCSA POWERGOOD


VCCSA ENABLE SIGNAL



ALL\_SYS\_PWRGD CIRCUIT


SYNC MASTER=K62_S1J1		SYNC DATE=01/09/2011	
<b>POWER SEQUENCING PGOOD</b>			
Apple Inc.		DRAWING NUMBER	051-8442
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	10.1.0
		PAGE	70 OF 110
		SHEET	64 OF 101

# CPU CORE/AXG REG 1.1V/75A O/P= PPVCORE\_S0\_CPU\_REG




CPU VCORE  
 VOUT = VCORE  
 PEAK = 75A  
 AVG = 55A


VREG: PPVCORE_S0_CPU		DRAWING NUMBER	SIZE
Apple Inc.		051-8442	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	PAGE
REVISION		10.1.0	71 OF 110
PAGE		71 OF 110	SHEET
SHEET		65 OF 101	65 OF 101



SYNC MASTER=K62, AARON		SYNC DATE=N/A	
PAGE TITLE			
VREG: CPU CORE - PHASES 1-3			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8442	D
		REVISION	
		10.1.0	
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		72 OF 110	
		SHEET	
		66 OF 101	




AXG PHASE (MAX 15A)



SYNC MASTER=K62, AARON		SYNC DATE=N/A	
PAGE TITLE <b>VREG: AXG PHASE/CORE - CAPS</b>			
Apple Inc.	DRAWING NUMBER	051-8442	SIZE D
	REVISION	10.1.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
BRANCH		PAGE	73 OF 110
SHEET		67 OF 101	



# CPU VCCSA 0.925V (8.8A MAX)



NOTE: THIS RAIL IS COMING FROM PPVCCSA\_S0\_INPUT\_SNS AFTER SENSE RES

NOTE: THIS POWER RAIL IS BEFORE THE SENSE RES R5310

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
128S0330	2	POLYTANT, 6V, 220UF, 25MOHM	C7509, C7510	

Place C7507 inside cavity  
Place C7508 inside cavity

PAGE TITLE		DRAWING NUMBER		SIZE
CPU VCCSA REGULATOR		051-8442		D
Apple Inc.		REVISION		10.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		75 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		69 OF 101
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				

# CPU VCORE 3 PHASE/4 PHASE BOM OPTIONS


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11680066	1	RES,1K,5%,0402	R7125	CPUVCORE-4PH
11480303	1	RES,7.5K,5%,0402	R7125	CPUVCORE-3PH
11480327	1	RES,13.7K,1%,0402	R7126	CPUVCORE-4PH
11480316	1	RES,10.2K,1%,0402	R7126	CPUVCORE-3PH
11480323	1	RES,12.4K,1%,0402	R7119	CPUVCORE-4PH
11480316	1	RES,10.2K,1%,0402	R7119	CPUVCORE-3PH
11480355	1	RES,26.1K,1%,0402	R7150	CPUVCORE-4PH
11480338	1	RES,17.8K,1%,0402	R7150	CPUVCORE-3PH
11480211	1	RES,845,1%,0402	R7153	CPUVCORE-4PH
11680004	1	RES,0.1%,0402	R7153	CPUVCORE-3PH
11480314	1	RES,9.76K,1%,0402	R7154	CPUVCORE-4PH
11480316	1	RES,10.2K,1%,0402	R7154	CPUVCORE-3PH
11480225	1	RES,1.21K,1%,0402	R7141	CPUVCORE-4PH
11480217	1	RES,976,1%,0402	R7141	CPUVCORE-3PH
11480335	1	RES,16.5K,1%,0402	R7142	CPUVCORE-4PH
11480349	1	RES,23.2K,1%,0402	R7142	CPUVCORE-3PH
11480331	1	RES,15K,1%,0402	R7143	CPUVCORE-3PH
11480257	1	RES,2.55K,1%,0402	R7144	CPUVCORE-4PH
11480252	1	RES,2.32K,1%,0402	R7144	CPUVCORE-3PH
11480209	1	RES,806,1%,0402	R7130	CPUVCORE-4PH
11480188	1	RES,487,1%,0402	R7130	CPUVCORE-3PH
11680004	1	RES,0R,1%,0402	R7129	CPUVCORE-4PH
11480189	1	RES,499,1%,0402	R7129	CPUVCORE-3PH
11480219	1	RES,1.02K,1%,0402	R7136	CPUVCORE-4PH
11480131	1	RES,130,1%,0402	R7136	CPUVCORE-3PH
1328221	1	CAP,820PF,10%,0402	C7123	CPUVCORE-4PH
13281534	1	CAP,0.0012UF,10%,0402	C7123	CPUVCORE-3PH

SYNC MASTER=K62_AARON		SYNC DATE=12/08/2009	
<b>CPU 3P/4P BOM OPTIONS</b>			
Apple Inc.	DRAWING NUMBER <b>051-8442</b>	SIZE <b>D</b>	
	REVISION <b>10.1.0</b>		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
	PAGE <b>76 OF 110</b>		
	SHEET <b>70 OF 101</b>		



# 1.5 V DDR SUPPLY

PPDDR\_S3\_REG  
 VOUT = 1.5V  
 PEAK = 11A  
 AVG = 6.7A



STATE	S3	S5	VDDQ	VTTREF	VTT
S0	HI	HI	ON	ON	ON
S3	LO	HI	ON	ON	OFF
S5	LO	LO	OFF	OFF	OFF


$$V_{out} = 0.75V * (1 + R_a / R_b)$$

# 1.8 V SUPPLY

1A Average current


$$V_o = 0.8 * (1 + R_a / R_b)$$


$$V_o = 0.8 * (1 + 59 / 47) = 1.804V$$




SYNC MASTER=K62 AARON		SYNC DATE=11/30/2009	
<b>1.5V / 1.8V VREGS</b>			
Apple Inc.		DRAWING NUMBER	051-8442
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	10.1.0
		PAGE	78 OF 110
		SHEET	72 OF 101





SYNC MASTER=K62, AARON		SYNC DATE=04/07/2010	
<b>S3+S0 FETS</b>			
 Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	80 OF 110
		SHEET	74 OF 101
		SIZE	D




SYNC MASTER=K62_JERRY		SYNC DATE=01/09/2011	
PAGE TITLE 12V_S0 & 12V_S5 switch			
DRAWING NUMBER 051-8442		SIZE D	
REVISION 10.1.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 81 OF 110		SHEET 75 OF 101	

# Page Notes

Power aliases required by this page:  
 - =PP3V3\_S0\_MXM  
 - =PP5V\_S0\_MXM  
 - =PPV\_S0\_MXM\_PWRSRC

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 - MXM



PAGE TITLE		SYNC DATE=N/A	
<b>MXM PCIe, DP &amp; Power</b>			
		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		84 OF 110	
SHEET		76 OF 101	



# Page Notes

Power aliases required by this page:  
 - =PP3V3\_S0\_MXM

Signal aliases required by this page:  
 - =SMB\_MXM\_THRM\_DATA - =PM\_MXM\_PGOOD\_PULLUP  
 - =SMB\_MXM\_THRM\_CLK

BOM options provided by this page:

## PULLUPS & PULLDOWNS AT MXM CONNECTOR



79	MXM_DP_E_AUX_P	35	LVDS_DDC_CLK
79	MXM_DP_E_AUX_N	33	LVDS_DDC_DAT
79	MXM_DP_E_HPD	31	DVI_HPD
79	MXM_DP_E_ML_N<3>	176	LVDS_LCLK*
79	MXM_DP_E_ML_P<3>	178	LVDS_LCLK
79	MXM_DP_E_ML_N<2>	200	LVDS_LTX0*
79	MXM_DP_E_ML_P<2>	202	LVDS_LTX0
79	MXM_DP_E_ML_N<1>	194	LVDS_LTX1*
79	MXM_DP_E_ML_P<1>	196	LVDS_LTX1
79	MXM_DP_E_ML_N<0>	188	LVDS_LTX2*
79	MXM_DP_E_ML_P<0>	190	LVDS_LTX2
96	MXM_LVDS_A_DATA_N<3>	182	LVDS_LTX3*
96	MXM_LVDS_A_DATA_P<3>	184	LVDS_LTX3
96	MXM_LVDS_B_CLK_N	169	LVDS_UCLK*
96	MXM_LVDS_B_CLK_P	171	LVDS_UCLK
96	MXM_LVDS_B_DATA_N<0>	193	LVDS_UTX0*
96	MXM_LVDS_B_DATA_P<0>	195	LVDS_UTX0
96	MXM_LVDS_B_DATA_N<1>	187	LVDS_UTX1*
96	MXM_LVDS_B_DATA_P<1>	189	LVDS_UTX1
96	MXM_LVDS_B_DATA_N<2>	181	LVDS_UTX2*
96	MXM_LVDS_B_DATA_P<2>	183	LVDS_UTX2
96	MXM_LVDS_B_DATA_N<3>	175	LVDS_UTX3*
96	MXM_LVDS_B_DATA_P<3>	177	LVDS_UTX3
100	PM_MXM_EN	8	PWR_EN
100	PM_MXM_PGOOD	6	PWR_GOOD
47	MXM_PWR_LEVEL	18	PWR_LEVEL
40	=SMB_MXM_THRM_SCL	34	SMB_CLK
40	=SMB_MXM_THRM_SDA	32	SMB_DAT
47	MXM_ALERT_L	22	TH_ALERT*
47	MXM_OVERT_L	20	TH_OVERT*
	TP_MXM_TH_PWM	24	TH_PWM
	TP_MXM_VGA_DDC_CLK	160	VGA_DDC_CLK
	TP_MXM_VGA_DDC_DAT	158	VGA_DDC_DAT
	TP_MXM_VGA_BLUE	172	VGA_BLUE
	TP_MXM_VGA_GREEN	170	VGA_GREEN
	TP_MXM_VGA_HSYNC	164	VGA_HSYNC
	TP_MXM_VGA_RED	168	VGA_RED
	TP_MXM_VGA_VSYNC	162	VGA_VSYNC

VGA_DISABLE*	21	MXM_VGA_DISABLE_L	77
GPIO0	26	TP_MXM_GPIO0	
GPIO1	28	TP_MXM_GPIO1	
GPIO2	30	TP_MXM_GPIO2	
HDMI_CEC	29	TP_MXM_HDMI_CEC	
OEM0	38		
OEM1	39		
OEM2	40		
OEM3	41		
OEM4	42		
OEM5	43		
OEM6	44		
OEM7	45		
PNL_BL_EN	25	MXM_PNL_BL_EN	79
PNL_BL_PWM	27	MXM_PNL_BL_PWM	84 100
PNL_PWR_EN	23	MXM_PNL_PWR_EN	79
RSVD0	10	77 76 64 21 6 =PP3V3_S0_MXM	
RSVD1	159	TP_MXM_N_TDO	
RSVD2	12		
RSVD3	161	TP_MXM_N_TDI	
RSVD4	163	TP_MXM_N_TCK	
RSVD5	165	TP_MXM_N_TMS	
RSVD6	167	TP_MXM_N_TRST_L	
RSVD7	227	MXM_A_TESTEN	
RSVD8	229	TP_MXM_A_TRST_L	
RSVD9	231	TP_MXM_A_TDO	
RSVD10	233	TP_MXM_A_TDI	
RSVD11	235	TP_MXM_A_TMS	
RSVD12	237	TP_MXM_A_TCK	
RSVD13	238		
RSVD14	239		
RSVD15	240		
RSVD16	241		
RSVD17	242		
RSVD18	243		
RSVD19	245		
RSVD20	247		
RSVD21	249		
RSVD22	14		
RSVD23	16		
PRSENT_L*	281	MXM_DETECT_L	77
PRSENT_R*	282	MXM_DETECT_R	77
WAKE*	4	TP_MXM_WAKE_L	


SYNC MASTER=K62_AARON		SYNC DATE=N/A	
PAGE TITLE MXM I/O			
Apple Inc.	DRAWING NUMBER	051-8442	SIZE D
	REVISION	10.1.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE		85 OF 110	
SHEET		77 OF 101	

# MXM TX CAPS

# MXM RX CAPS

93 76	PEG_R2D_C_P<0>	MXM C8600 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<15>	76 93
93 76	PEG_R2D_C_N<0>	MXM C8601 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<15>	76 93
93 76	PEG_R2D_C_N<1>	MXM C8602 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<14>	76 93
93 76	PEG_R2D_C_P<1>	MXM C8603 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<14>	76 93
93 76	PEG_R2D_C_N<2>	MXM C8604 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<13>	76 93
93 76	PEG_R2D_C_P<2>	MXM C8605 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<13>	76 93
93 76	PEG_R2D_C_P<3>	MXM C8606 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<12>	76 93
93 76	PEG_R2D_C_N<3>	MXM C8607 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<12>	76 93
93 76	PEG_R2D_C_N<4>	MXM C8608 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<11>	76 93
93 76	PEG_R2D_C_P<4>	MXM C8609 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<11>	76 93
93 76	PEG_R2D_C_N<5>	MXM C8610 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<10>	76 93
93 76	PEG_R2D_C_P<5>	MXM C8611 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<10>	76 93
93 76	PEG_R2D_C_P<6>	MXM C8612 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<9>	76 93
93 76	PEG_R2D_C_N<6>	MXM C8613 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<9>	76 93
93 76	PEG_R2D_C_N<7>	MXM C8614 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<8>	76 93
93 76	PEG_R2D_C_P<7>	MXM C8615 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<8>	76 93
93 76	PEG_R2D_C_P<8>	MXM C8616 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<7>	76 93
93 76	PEG_R2D_C_N<8>	MXM C8617 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<7>	76 93
93 76	PEG_R2D_C_P<9>	MXM C8618 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<6>	76 93
93 76	PEG_R2D_C_N<9>	MXM C8619 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<6>	76 93
93 76	PEG_R2D_C_N<10>	MXM C8620 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<5>	76 93
93 76	PEG_R2D_C_P<10>	MXM C8621 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<5>	76 93
93 76	PEG_R2D_C_N<11>	MXM C8622 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<4>	76 93
93 76	PEG_R2D_C_P<11>	MXM C8623 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<4>	76 93
93 76	PEG_R2D_C_P<12>	MXM C8624 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<3>	76 93
93 76	PEG_R2D_C_N<12>	MXM C8625 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<3>	76 93
93 76	PEG_R2D_C_N<13>	MXM C8626 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<2>	76 93
93 76	PEG_R2D_C_P<13>	MXM C8627 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<2>	76 93
93 76	PEG_R2D_C_P<14>	MXM C8628 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<1>	76 93
93 76	PEG_R2D_C_N<14>	MXM C8629 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<1>	76 93
93 76	PEG_R2D_C_N<15>	MXM C8630 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<0>	76 93
93 76	PEG_R2D_C_P<15>	MXM C8631 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<0>	76 93

93 76	MXM_PCIE_D2R_P<15>	MXM C8632 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<0>	93 76
93 76	MXM_PCIE_D2R_N<15>	MXM C8633 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<0>	93 76
93 76	MXM_PCIE_D2R_P<14>	MXM C8634 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<1>	93 76
93 76	MXM_PCIE_D2R_N<14>	MXM C8635 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<1>	93 76
93 76	MXM_PCIE_D2R_P<13>	MXM C8636 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<2>	93 76
93 76	MXM_PCIE_D2R_N<13>	MXM C8637 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<2>	93 76
93 76	MXM_PCIE_D2R_P<12>	MXM C8638 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<3>	93 76
93 76	MXM_PCIE_D2R_N<12>	MXM C8639 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<3>	93 76
93 76	MXM_PCIE_D2R_P<11>	MXM C8640 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<4>	93 76
93 76	MXM_PCIE_D2R_N<11>	MXM C8641 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<4>	93 76
93 76	MXM_PCIE_D2R_P<10>	MXM C8642 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<5>	93 76
93 76	MXM_PCIE_D2R_N<10>	MXM C8643 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<5>	93 76
93 76	MXM_PCIE_D2R_P<9>	MXM C8644 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<6>	93 76
93 76	MXM_PCIE_D2R_N<9>	MXM C8645 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<6>	93 76
93 76	MXM_PCIE_D2R_P<8>	MXM C8646 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<7>	93 76
93 76	MXM_PCIE_D2R_N<8>	MXM C8647 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<7>	93 76
93 76	MXM_PCIE_D2R_P<7>	MXM C8648 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<8>	93 76
93 76	MXM_PCIE_D2R_N<7>	MXM C8649 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<8>	93 76
93 76	MXM_PCIE_D2R_P<6>	MXM C8650 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<9>	93 76
93 76	MXM_PCIE_D2R_N<6>	MXM C8651 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<9>	93 76
93 76	MXM_PCIE_D2R_P<5>	MXM C8652 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<10>	93 76
93 76	MXM_PCIE_D2R_N<5>	MXM C8653 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<10>	93 76
93 76	MXM_PCIE_D2R_P<4>	MXM C8654 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<11>	93 76
93 76	MXM_PCIE_D2R_N<4>	MXM C8655 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<11>	93 76
93 76	MXM_PCIE_D2R_P<3>	MXM C8656 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<12>	93 76
93 76	MXM_PCIE_D2R_N<3>	MXM C8657 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<12>	93 76
93 76	MXM_PCIE_D2R_P<2>	MXM C8658 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<13>	93 76
93 76	MXM_PCIE_D2R_N<2>	MXM C8659 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<13>	93 76
93 76	MXM_PCIE_D2R_P<1>	MXM C8662 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<14>	93 76
93 76	MXM_PCIE_D2R_N<1>	MXM C8663 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<14>	93 76
93 76	MXM_PCIE_D2R_P<0>	MXM C8660 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<15>	93 76
93 76	MXM_PCIE_D2R_N<0>	MXM C8661 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<15>	93 76

SYNC MASTER=K62		SYNC DATE=N/A	
PAGE TITLE			
<b>MXM PCIE CAPS</b>			
 Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	86 OF 110
		SHEET	78 OF 101

# Page Notes

Power aliases required by this page:

---

Signal aliases required by this page:  
(NONE)

---

BOM options provided by this page:  
(NONE)

## MXM ALIAS

```

76 MXM DP A ML P<0..3> == DP EXTA ML C P<0..3> 85 96
   MAKE_BASE=TRUE NO_TEST=TRUE
76 MXM DP A ML N<0..3> == DP EXTA ML C N<0..3> 85 96
   MAKE_BASE=TRUE NO_TEST=TRUE
76 MXM DP A AUX P == DP EXTA AUXCH C P 79 85 96
   MAKE_BASE=TRUE NO_TEST=TRUE
76 MXM DP A AUX N == DP EXTA AUXCH C N 79 85 96
   MAKE_BASE=TRUE NO_TEST=TRUE
76 MXM DP A HPD == DP EXTA HPD 85
   MAKE_BASE=TRUE NO_TEST=TRUE

77 MXM DP E ML P<0..3> == DP EXTB ML C P<0..3> 87 96
   MAKE_BASE=TRUE NO_TEST=TRUE
77 MXM DP E ML N<0..3> == DP EXTB ML C N<0..3> 87 96
   MAKE_BASE=TRUE NO_TEST=TRUE
77 MXM DP E AUX P == DP EXTB AUXCH C P 79 87 96
   MAKE_BASE=TRUE NO_TEST=TRUE
77 MXM DP E AUX N == DP EXTB AUXCH C N 79 87 96
   MAKE_BASE=TRUE NO_TEST=TRUE
77 MXM DP E HPD == DP EXTB HPD 87
   MAKE_BASE=TRUE NO_TEST=TRUE
    
```

## DDC/AUX ALIAS

```

96 85 79 DP EXTA AUXCH C P == DP EXTA DDC CLK 85
   MAKE_BASE=TRUE
96 85 79 DP EXTA AUXCH C N == DP EXTA DDC DATA 85
   MAKE_BASE=TRUE

96 87 79 DP EXTB AUXCH C P == DP EXTB DDC CLK 87
   MAKE_BASE=TRUE
96 87 79 DP EXTB AUXCH C N == DP EXTB DDC DATA 87
   MAKE_BASE=TRUE
    
```

## NO\_TEST T29 & DP DC BIAS

888 T29 A BIAS R2D P0 85 86	NO_TEST=TRUE	888 T29 B BIAS R2D P2 87 88	NO_TEST=TRUE
889 T29 A BIAS R2D N0 85 86	NO_TEST=TRUE	889 T29 B BIAS R2D N2 87 88	NO_TEST=TRUE
890 T29 A BIAS R2D P1 85 86	NO_TEST=TRUE	890 T29 B BIAS R2D P3 87 88	NO_TEST=TRUE
891 T29 A BIAS R2D N1 85 86	NO_TEST=TRUE	891 T29 B BIAS R2D N3 87 88	NO_TEST=TRUE
892 T29 A BIAS 83 85 86	NO_TEST=TRUE	892 T29 B BIAS 83 87 88 99	NO_TEST=TRUE
893 T29 A BIAS P1 86	NO_TEST=TRUE	893 T29 B BIAS P3 88	NO_TEST=TRUE
894 T29 A BIAS N1 86	NO_TEST=TRUE	894 T29 B BIAS N3 88	NO_TEST=TRUE
895 DP A BIAS 0 85 86	NO_TEST=TRUE	895 DP B BIAS 0 87 88	NO_TEST=TRUE
896 DP A BIAS N 0 85 86	NO_TEST=TRUE	896 DP B BIAS N 0 87 88	NO_TEST=TRUE
897 DP A BIAS P 2 85 86	NO_TEST=TRUE	897 DP B BIAS P 2 87 88	NO_TEST=TRUE
898 DP A BIAS N 2 85 86	NO_TEST=TRUE	898 DP B BIAS N 2 87 88	NO_TEST=TRUE
899 DP A BIAS 85 86	NO_TEST=TRUE	899 DP B BIAS 87 88	NO_TEST=TRUE
900 DP A BIAS 85 86	NO_TEST=TRUE	900 DP B BIAS 87 88	NO_TEST=TRUE

## T29 CONN POWER AND CONTROL ALIAS

```

6 =PP3V3 SW DPAPWR == PP3V3 SW DPAPWR 85 98
6 =PP3V3 SW DPBPWR == PP3V3 SW DPBPWR 87 98
100 16 13 19 PCIE WAKE L == T29 WAKE L 85 87
96 76 MXM DP B ML P<0..3> == DP T29SNK1 ML C P<0..3> 89 99
   MAKE_BASE=TRUE NO_TEST=TRUE
96 76 MXM DP B ML N<0..3> == DP T29SNK1 ML C N<0..3> 89 99
   MAKE_BASE=TRUE NO_TEST=TRUE
96 76 MXM DP B AUX P == DP T29SNK1 AUXCH C P 89 99
   MAKE_BASE=TRUE NO_TEST=TRUE
96 76 MXM DP B AUX N == DP T29SNK1 AUXCH C N 89 99
   MAKE_BASE=TRUE NO_TEST=TRUE
76 MXM DP B HPD == DP T29SNK1 HPD 89
   MAKE_BASE=TRUE NO_TEST=TRUE

96 76 MXM DP D ML P<0..3> == DP T29SNK0 ML C P<0..3> 89 99
   MAKE_BASE=TRUE NO_TEST=TRUE
96 76 MXM DP D ML N<0..3> == DP T29SNK0 ML C N<0..3> 89 99
   MAKE_BASE=TRUE NO_TEST=TRUE
96 76 MXM DP D AUX P == DP T29SNK0 AUXCH C P 89 99
   MAKE_BASE=TRUE NO_TEST=TRUE
96 76 MXM DP D AUX N == DP T29SNK0 AUXCH C N 89 99
   MAKE_BASE=TRUE NO_TEST=TRUE
76 MXM DP D HPD == DP T29SNK0 HPD 89
   MAKE_BASE=TRUE NO_TEST=TRUE
    
```

## UNUSED MXM CONTROL SIGNALS


```

77 MXM PNL BL EN == NC MXM PNL BL EN
   MAKE_BASE=TRUE NO_TEST=TRUE
77 MXM PNL PWR EN == NC MXM PNL PWR EN
   MAKE_BASE=TRUE NO_TEST=TRUE
    
```

## Unused MXM Interfaces

```

96 77 MXM LVDS A DATA N<3> == NC MXM LVDS A DATA N<3>
   MAKE_BASE=TRUE NO_TEST=TRUE
96 77 MXM LVDS A DATA P<3> == NC MXM LVDS A DATA P<3>
   MAKE_BASE=TRUE NO_TEST=TRUE
96 77 MXM LVDS B CLK N == NC MXM LVDS B CLK N
   MAKE_BASE=TRUE NO_TEST=TRUE
96 77 MXM LVDS B CLK P == NC MXM LVDS B CLK P
   MAKE_BASE=TRUE NO_TEST=TRUE
96 77 MXM LVDS B DATA N<0> == NC MXM LVDS B DATA N<0>
   MAKE_BASE=TRUE NO_TEST=TRUE
96 77 MXM LVDS B DATA P<0> == NC MXM LVDS B DATA P<0>
   MAKE_BASE=TRUE NO_TEST=TRUE
96 77 MXM LVDS B DATA N<1> == NC MXM LVDS B DATA N<1>
   MAKE_BASE=TRUE NO_TEST=TRUE
96 77 MXM LVDS B DATA P<1> == NC MXM LVDS B DATA P<1>
   MAKE_BASE=TRUE NO_TEST=TRUE
96 77 MXM LVDS B DATA N<2> == NC MXM LVDS B DATA N<2>
   MAKE_BASE=TRUE NO_TEST=TRUE
96 77 MXM LVDS B DATA P<2> == NC MXM LVDS B DATA P<2>
   MAKE_BASE=TRUE NO_TEST=TRUE
96 77 MXM LVDS B DATA N<3> == NC MXM LVDS B DATA N<3>
   MAKE_BASE=TRUE NO_TEST=TRUE
96 77 MXM LVDS B DATA P<3> == NC MXM LVDS B DATA P<3>
   MAKE_BASE=TRUE NO_TEST=TRUE
    
```

PAGE TITLE		SYNC DATE=N/A	
<b>DP ALIAS</b>			
 Apple Inc.	DRAWING NUMBER	051-8442	SIZE D
	REVISION	10.1.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		87 OF 110	
SHEET		79 OF 101	

GreenCLK Implementation Notes:

VBAT: Alias as appropriate (see note below & Desktop Example)  
 +V3.3A: Alias as appropriate (see note below)  
 VDD\_25M: 3.3V matching 'highest' VDDIO power state (ENET)


VDDIO\_25M\_A: SB power rail for XTAL circuit.  
 VDDIO\_25M\_B: Ethernet power rail for XTAL circuit.  
 VDDIO\_25M\_C: T29 power rail for XTAL circuit.

NOTE: VDD\_25M must be powered if any VDDIO\_25M\_x is powered.

For Cougar Point Desktop: VDDIO = VCCVRM (1.8V), Vclk = 1.1V Max, Divider: 604 / 1000  
 For Cougar Point Mobile: VDDIO = VCCVRM (1.5V), Vclk = 1.1V Max, Divider: 332 / 1000  
 For Caesar-IV (BCM57765): VDDIO = XTALVDDH (3.3V), Vclk = 3.3V Max. No Divider Necessary

System RTC Power Source & 32kHz / 25MHz Clock Generator

www.laptop-schematics.com



SYNC MASTER=K62 ARRON		SYNC DATE=N/A	
PAGE TITLE: GREEN CLOCK			
Apple Inc.		DRAWING NUMBER: 051-8442	SIZE: D
		REVISION: 10.1.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH:	
		PAGE: 88 OF 110	
		SHEET: 80 OF 101	


Page Notes

Power aliases required by this page:  
 - =PP3V3\_T29\_P3V3T29FET (3.3V FET Input)  
 - =PP3V3\_T29\_FET (3.3V FET Output)  
 - =PP3V3\_S0\_T29PWRCTL  
 - =PP1V05\_T29\_P1V05T29FET (1.05V FET Input)  
 - =PP1V05\_T29\_FET (1.05V FET Output)


Signal aliases required by this page:  
 - =T29\_CLKREQ\_L  
 - T29\_RESET\_L

BOM options provided by this page:  
 (NONE)


Supervisor & CLKREQ# Isolation



T29 CLKREQ# ISOLATION




3.3V T29 Switch



U8910	
Part	TPS22924C
Type	Load Switch
R(on)	18 mOhm Typ
	50 mOhm Max
Max Output:	2A

1.05V T29 Switch



SYNC MASTER=K62 ARRON		SYNC DATE=(MASTER)	
PAGE TITLE			
T29 POWER			
		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	89 OF 110
		SHEET	81 OF 101

Page Notes


Power aliases required by this page:  
 - =PP12V\_S0\_LCD  
 - =PP3V3\_S0\_VIDEO

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 IG, MXM, MLB\_PNL\_PWR, LCD\_PNL\_PWR


INTERNAL DP INTERFACE

INTERNAL DP POWER




BACKLIGHT CONTROL SUPPORT

guarantee backlight is  
 only on when Panel has valid video




PAGE TITLE		SYNC DATE=N/A	
Display: Int DP Connector			
DRAWING NUMBER		SIZE	
051-8442		D	
REVISION		BRANCH	
10.1.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
90 OF 110		82 OF 101	

### 3V3 (DP) / 2V9 (T29) PORTA SUPPLY



### 12V T29 PORTA SUPPLY




NEED TO UPDATE TABLE BELOW LATER


	Nominal	Min	Max
IFLT	885mA	876mA	894mA (*)
ILIM	935mA	925mA	944mA (*)
TFLT	18.3ms	13.4ms	26.7ms
TSD	470ms	235ms	724ms

(\*) U9410 tolerance unknown

### 3V3 (DP) / 2V9 (T29) PORTB SUPPLY



### 12V T29 PORTB SUPPLY




NEED TO UPDATE TABLE BELOW LATER


	Nominal	Min	Max
IFLT	885mA	876mA	894mA (*)
ILIM	935mA	925mA	944mA (*)
TFLT	18.3ms	13.4ms	26.7ms
TSD	470ms	235ms	724ms

(\*) U9410 tolerance unknown

SYNC MASTER=K62 AARON		SYNC DATE=N/A	
PAGE TITLE <b>2V9/3V3/12V POWER SWITCH</b>			
Apple Inc.		DRAWING NUMBER 051-8442	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 10.1.0	BRANCH
		PAGE 91 OF 110	SHEET 83 OF 101



SYNC MASTER=K62 AARON		SYNC DATE=N/A	
<b>Internal DP MUXing</b>			
Apple Inc.		DRAWING NUMBER	051-8442
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	10.1.0
		PAGE	92 OF 110
		SHEET	84 OF 101



T29 signals are P/N-swapped after AC caps to improve layout. (All 4 L's)

R9308/R9309 maintain bias on C9308/C9309 to prevent spikes when U9310 AUXDDC\_OFF transitions from high to low.

AUXCH Snoop Port, used by PS8301 during training.

CBTL04DP081 (353S3151) and PI3VEDP212 (353S3055) are footprint-compatible parts with similar pinouts. NXP uses pin 10 for ML and HPD, Pericom uses pin 10 for ML and pin 11 for HPD.

Note: U9390 ML/HPD defaults to T29 mode so that DP/T29 Display can detect host T29 support using I2C pull-ups on ML<3>. U9390 AUX defaults to DP mode because 100-ohm pull-downs would defeat DP Sink's detection of DP Source.

PS8301 I2C Addresses:  
 A1 A0 Addr (W/R)  
 0 0 0x96/0x97  
 0 1 0xB6/0xB7  
 1 0 0x94/0x95  
 1 1 0xB4/0xB5  
 Note: Other Parade devices use 96/B6, so only 94/B4 are used for this part.

### DP A Super-Driver

### DP/T29 A Low-Speed MUX


### Port A MCU

### T29 A High-Speed Signals

SYNC MASTER=(MASTER)		SYNC DATE=(MASTER)	
<b>DisplayPort/T29 A MUXing</b>			
Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	93 OF 110
		SHEET	85 OF 101


R9330 provides pads for programming/debug of MCU, please make accessible. If project has space for 10-pin programming header it should be used.

# DisplayPort/T29 A Connector




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11780006	2	RES,1K,5%,0201	R9494,R9495	T29
11780002	2	RES,0R,5%,0201	R9494,R9495	NO_T29
132S0165	2	CAP,330PF,10%,16V,0201	C9494,C9495	T29
152S1300	2	IND,650NH,5%,0.052OHM,0603	L9498,L9499	T29
11380022	2	RES,0R,5%,0603	L9498,L9499	NO_T29


## T29 BIAS RC



## DP BIAS CAPS



SYNC MASTER=(MASTER)		SYNC DATE=(MASTER)	
DisplayPort/T29 A Connector			
Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	94 OF 110
		SHEET	86 OF 101



# T29 B High-Speed Signals

# DP B Super-Driver

# DP/T29 B Low-Speed MUX

# Port B MCU

PS8301 I2C Addresses:

A1	A0	Addr (W/R)
0	0	0x96/0x97
0	1	0xB6/0xB7
1	0	0x94/0x95
1	1	0xB4/0xB5

Note: Other Parade devices use 96/B6, so only 94/B4 are used for this part.

R9508/R9509 maintain bias on C9508/C9509 to prevent spikes when U9510 AUXDDC\_OFF transitions from high to low.

AUXCH Snoop Port, used by PS8301 during training.

IC supports input high while Vcc = 0V.


Must be 3.3V DP B port power

Note: U9590 ML/HPD defaults to T29 mode so that DP/T29 Display can detect host T29 support using I2C pull-ups on ML<3>. U9590 AUX defaults to DP mode because 100-ohm pull-downs would defeat DP Sink's detection of DP Source.

R9530 provides pads for programming/debug of MCU, please make accessible. If project has space for 10-pin programming header it should be used.

SYNC MASTER=(MASTER)		SYNC DATE=(MASTER)	
<b>DisplayPort/T29 B MUXing</b>			
Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	95 OF 110		SHEET
			87 OF 101


# DisplayPort/T29 B Connector



## T29 BIAS RC


## DP BIAS CAPS

SYNC MASTER=(MASTER)		SYNC DATE=(MASTER)	
DisplayPort/T29 B Connector			
Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	96 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	88 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



PAGE TITLE		SYNC DATE=(MASTER)	
T29 Host (1 of 2)		SYNC DATE=(MASTER)	
Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	97 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	89 OF 101
I NOT TO REPRODUCE OR COPY IT			
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
I NOT TO REPRODUCE OR COPY IT			
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
I NOT TO REPRODUCE OR COPY IT			
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			

NOTE: All unused LSEO/EO pairs should be aliased together. Other signals okay to float (TP/NC).



Current numbers from Vendor slide (<REDACTED> power measure 1.ppt), emailed 6/21/2010, TDP @ 90C.

SYNC MASTER=(MASTER)		SYNC DATE=(MASTER)	
PAGE TITLE			
T29 Host (2 of 2)			
DRAWING NUMBER		SIZE	
051-8442		D	
REVISION		BRANCH	
10.1.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
98 OF 110		90 OF 101	

K60/62 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, BOTTOM	NO_TYPE, BGA, BGA_P1MM	MM	15.5.1

PHYSICAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	100 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
34_OHM_SE	TOP, BOTTOM	Y	0.21 MM	0.090 MM	=STANDARD		
34_OHM_SE	*	Y	0.19 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
39_OHM_SE	TOP, BOTTOM	Y	0.175 MM	0.090 MM	=STANDARD		
39_OHM_SE	*	Y	0.159 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
42_OHM_SE	TOP, BOTTOM	Y	0.151 MM	0.090 MM	=STANDARD		
42_OHM_SE	*	Y	0.135 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.1 MM	0.085 MM	15 MM		
50_OHM_SE	*	Y	0.1 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.085 MM	0.085 MM	=STANDARD		
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
68_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
68_OHM_DIFF	ISL3, ISL6	Y	0.16 MM	0.090 MM	=STANDARD	0.13 MM	0.1 MM
68_OHM_DIFF	TOP, BOTTOM	Y	0.165 MM	0.090 MM	=STANDARD	0.13 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL6	Y	0.115 MM	0.085 MM	=STANDARD	0.2 MM	0.1 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.085 MM	=STANDARD	0.2 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL6	Y	0.099 MM	0.085 MM	12 MM	0.2 MM	0.1 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.110 MM	0.085 MM	=STANDARD	0.2 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL6	Y	0.081 MM	0.081 MM	=STANDARD	0.25 MM	0.1 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.091 MM	0.085 MM	=STANDARD	0.25 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL6	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	TOP, BOTTOM	Y	0.075 MM	0.075 MM	=STANDARD	0.320 MM	0.15 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.085 MM
POWER_WIDTH	*	Y	0.600 MM	0.200 MM	3.0 MM	=STANDARD	=STANDARD
POWER_CTL	*	Y	0.300 MM	0.200 MM	3.0 MM	=STANDARD	=STANDARD

SPACING RULE SET

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
3.5:1_SPACING	*	0.35 MM	?
4:1_SPACING	*	0.4 MM	?
5:1_SPACING	*	0.5 MM	?
6:1_SPACING	*	0.6 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
GND_P2MM	*	0.2 MM	1000
PWR_P2MM	*	0.2 MM	1000
SWITCHNODE	*	0.8 MM	1000

CONSTRAINTS FOR BGA AREA

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BGA_P1MM	*	=DEFAULT	?
BGA_P1P5MM	*	0.15 MM	?
BGA_P2MM	*	0.2 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA_P1MM	BGA_P1MM
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P1P5MM
CLK_PCIE	*	BGA	BGA_P1MM
CLK_LPC	*	BGA	BGA_P1MM
CLK_PCI	*	BGA	BGA_P1MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
VR_CONTROL	*	*	SWITCHNODE
VR_CONTROL	VR_CONTROL	*	STANDARD
VR_CONTROL	SWITCHNODE	*	STANDARD
VR_CONTROL	GND	*	STANDARD

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
POWER	BGA_P1MM	POWER_CTL
POWER	*	POWER_WIDTH
VR_CTL_PHY	BGA_P1MM	DEFAULT
VR_CTL_PHY	*	POWER_CTL

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.155 MM	?
2X_DIELECTRIC	TOP, BOTTOM	0.145 MM	?
3X_DIELECTRIC	*	0.230 MM	?
3X_DIELECTRIC	TOP, BOTTOM	0.215 MM	?
4X_DIELECTRIC	*	0.305 MM	?
4X_DIELECTRIC	TOP, BOTTOM	0.285 MM	?
5X_DIELECTRIC	*	0.380 MM	?
5X_DIELECTRIC	TOP, BOTTOM	0.355 MM	?
7X_DIELECTRIC	*	0.532 MM	?
7X_DIELECTRIC	TOP, BOTTOM	0.497 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	*	*	STANDARD

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
POWER	*	*	STANDARD

BOARD STACK-UP

TOP	HALF OZ	SIGNAL
	0.071	PREPREG
2	TWO OZ	GND
	0.076	PREPREG
3	ONE OZ	SIGNAL
	0.370	PREPREG
4	TWO OZ	POWER
	0.101	CORE
5	TWO OZ	POWER
	0.370	PREPREG
6	ONE OZ	SIGNAL
	0.076	PREPREG
7	TWO OZ	GND
	0.071	PREPREG
BOTTOM	HALF OZ	SIGNAL

BOARD THICKNESS = 62 MIL (1.5748 mm)

SYNC MASTER=K62_AARON		SYNC DATE=06/08/2010	
PAGE TITLE <b>K60/K62 RULE DEFINITIONS</b>			
DRAWING NUMBER 051-8442		SIZE D	
REVISION 10.1.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 100 OF 110		SHEET 91 OF 101	

MEMORY BUS CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_42S	*	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=STANDARD	=STANDARD
MEM_39S	*	=39_OHM_SE	=39_OHM_SE	=39_OHM_SE	=39_OHM_SE	=STANDARD	=STANDARD
MEM_34S	*	=34_OHM_SE	=34_OHM_SE	=34_OHM_SE	=34_OHM_SE	=STANDARD	=STANDARD
MEM_68D	*	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF
MEM_42S_D	*	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	0.1016 MM	0.1016 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=5:1_SPACING	?
MEM_CTRL2CTRL	*	=2.5:1_SPACING	?
MEM_CTRL2MEM	*	=3.5:1_SPACING	?
MEM_CMD2CMD	*	=2:1_SPACING	?
MEM_CMD2MEM	*	=3.5:1_SPACING	?
MEM_DQ_SAMEBYTE	*	=3:1_SPACING	?
MEM_DQ_DIFFBYTE	*	=5:1_SPACING	?
MEM_DATA2MEM	*	=4:1_SPACING	?
MEM_DQS2MEM	*	=4:1_SPACING	?
MEM_2OTHER	*	=5:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DQ_BYTE0	*	MEM_DQS2MEM
MEM_DQS	MEM_DQ_BYTE1	*	MEM_DQS2MEM
MEM_DQS	MEM_DQ_BYTE2	*	MEM_DQS2MEM
MEM_DQS	MEM_DQ_BYTE3	*	MEM_DQS2MEM
MEM_DQS	MEM_DQ_BYTE4	*	MEM_DQS2MEM
MEM_DQS	MEM_DQ_BYTE5	*	MEM_DQS2MEM
MEM_DQS	MEM_DQ_BYTE6	*	MEM_DQS2MEM
MEM_DQS	MEM_DQ_BYTE7	*	MEM_DQS2MEM
MEM_DQS	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQ_BYTE5	MEM_CTRL	*	MEM_DATA2MEM
MEM_DQ_BYTE5	MEM_CMD	*	MEM_DATA2MEM
MEM_DQ_BYTE5	MEM_DQ_BYTE5	*	MEM_DQ_SAMEBYTE
MEM_DQ_BYTE5	MEM_DQ_BYTE6	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE5	MEM_DQ_BYTE7	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE5	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQ_BYTE6	MEM_CTRL	*	MEM_DATA2MEM
MEM_DQ_BYTE6	MEM_CMD	*	MEM_DATA2MEM
MEM_DQ_BYTE6	MEM_DQ_BYTE6	*	MEM_DQ_SAMEBYTE
MEM_DQ_BYTE6	MEM_DQ_BYTE7	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE6	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQ_BYTE7	MEM_CTRL	*	MEM_DATA2MEM
MEM_DQ_BYTE7	MEM_CMD	*	MEM_DATA2MEM
MEM_DQ_BYTE7	MEM_DQ_BYTE7	*	MEM_DQ_SAMEBYTE
MEM_DQ_BYTE7	*	*	MEM_2OTHER

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	VOLTAGE
	MEM_68D	MEM_CLK		MEM A CLK P<3..0>
	MEM_68D	MEM_CLK		MEM A CLK N<3..0>
	MEM_39S	MEM_CTRL		MEM A CKE<3..0>
	MEM_39S	MEM_CTRL		MEM A CS L<3..0>
	MEM_39S	MEM_CTRL		MEM A ODT<3..0>
	MEM_34S	MEM_CMD		MEM A A<15..0>
	MEM_34S	MEM_CMD		MEM A BA<2..0>
	MEM_34S	MEM_CMD		MEM A RAS L
	MEM_34S	MEM_CMD		MEM A CAS L
	MEM_34S	MEM_CMD		MEM A WE L
	MEM_42S	MEM_DQ_BYTE0		MEM A DQ<7..0>
	MEM_42S	MEM_DQ_BYTE1		MEM A DQ<15..8>
	MEM_42S	MEM_DQ_BYTE2		MEM A DQ<23..16>
	MEM_42S	MEM_DQ_BYTE3		MEM A DQ<31..24>
	MEM_42S	MEM_DQ_BYTE4		MEM A DQ<39..32>
	MEM_42S	MEM_DQ_BYTE5		MEM A DQ<47..40>
	MEM_42S	MEM_DQ_BYTE6		MEM A DQ<55..48>
	MEM_42S	MEM_DQ_BYTE7		MEM A DQ<63..56>
	MEM_42S D	MEM_DQS		MEM A DQS P<0>
	MEM_42S D	MEM_DQS		MEM A DQS N<0>
	MEM_42S D	MEM_DQS		MEM A DQS P<1>
	MEM_42S D	MEM_DQS		MEM A DQS N<1>
	MEM_42S D	MEM_DQS		MEM A DQS P<2>
	MEM_42S D	MEM_DQS		MEM A DQS N<2>
	MEM_42S D	MEM_DQS		MEM A DQS P<3>
	MEM_42S D	MEM_DQS		MEM A DQS N<3>
	MEM_42S D	MEM_DQS		MEM A DQS P<4>
	MEM_42S D	MEM_DQS		MEM A DQS N<4>
	MEM_42S D	MEM_DQS		MEM A DQS P<5>
	MEM_42S D	MEM_DQS		MEM A DQS N<5>
	MEM_42S D	MEM_DQS		MEM A DQS P<6>
	MEM_42S D	MEM_DQS		MEM A DQS N<6>
	MEM_42S D	MEM_DQS		MEM A DQS P<7>
	MEM_42S D	MEM_DQS		MEM A DQS N<7>
	MEM_50S	DM		MEM RESET L

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	VOLTAGE
	MEM_68D	MEM_CLK		MEM B CLK P<3..0>
	MEM_68D	MEM_CLK		MEM B CLK N<3..0>
	MEM_39S	MEM_CTRL		MEM B CKE<3..0>
	MEM_39S	MEM_CTRL		MEM B CS L<3..0>
	MEM_39S	MEM_CTRL		MEM B ODT<3..0>
	MEM_34S	MEM_CMD		MEM B A<15..0>
	MEM_34S	MEM_CMD		MEM B BA<2..0>
	MEM_34S	MEM_CMD		MEM B RAS L
	MEM_34S	MEM_CMD		MEM B CAS L
	MEM_34S	MEM_CMD		MEM B WE L
	MEM_42S	MEM_DQ_BYTE0		MEM B DQ<7..0>
	MEM_42S	MEM_DQ_BYTE1		MEM B DQ<15..8>
	MEM_42S	MEM_DQ_BYTE2		MEM B DQ<23..16>
	MEM_42S	MEM_DQ_BYTE3		MEM B DQ<31..24>
	MEM_42S	MEM_DQ_BYTE4		MEM B DQ<39..32>
	MEM_42S	MEM_DQ_BYTE5		MEM B DQ<47..40>
	MEM_42S	MEM_DQ_BYTE6		MEM B DQ<55..48>
	MEM_42S	MEM_DQ_BYTE7		MEM B DQ<63..56>
	MEM_42S D	MEM_DQS		MEM B DQS P<0>
	MEM_42S D	MEM_DQS		MEM B DQS N<0>
	MEM_42S D	MEM_DQS		MEM B DQS P<1>
	MEM_42S D	MEM_DQS		MEM B DQS N<1>
	MEM_42S D	MEM_DQS		MEM B DQS P<2>
	MEM_42S D	MEM_DQS		MEM B DQS N<2>
	MEM_42S D	MEM_DQS		MEM B DQS P<3>
	MEM_42S D	MEM_DQS		MEM B DQS N<3>
	MEM_42S D	MEM_DQS		MEM B DQS P<4>
	MEM_42S D	MEM_DQS		MEM B DQS N<4>
	MEM_42S D	MEM_DQS		MEM B DQS P<5>
	MEM_42S D	MEM_DQS		MEM B DQS N<5>
	MEM_42S D	MEM_DQS		MEM B DQS P<6>
	MEM_42S D	MEM_DQS		MEM B DQS N<6>
	MEM_42S D	MEM_DQS		MEM B DQS P<7>
	MEM_42S D	MEM_DQS		MEM B DQS N<7>

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQ_BYTE0	MEM_CTRL	*	MEM_DATA2MEM
MEM_DQ_BYTE0	MEM_CMD	*	MEM_DATA2MEM
MEM_DQ_BYTE0	MEM_DQ_BYTE0	*	MEM_DQ_SAMEBYTE
MEM_DQ_BYTE0	MEM_DQ_BYTE1	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE0	MEM_DQ_BYTE2	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE0	MEM_DQ_BYTE3	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE0	MEM_DQ_BYTE4	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE0	MEM_DQ_BYTE5	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE0	MEM_DQ_BYTE6	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE0	MEM_DQ_BYTE7	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE0	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQ_BYTE1	MEM_CTRL	*	MEM_DATA2MEM
MEM_DQ_BYTE1	MEM_CMD	*	MEM_DATA2MEM
MEM_DQ_BYTE1	MEM_DQ_BYTE1	*	MEM_DQ_SAMEBYTE
MEM_DQ_BYTE1	MEM_DQ_BYTE2	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE1	MEM_DQ_BYTE3	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE1	MEM_DQ_BYTE4	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE1	MEM_DQ_BYTE5	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE1	MEM_DQ_BYTE6	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE1	MEM_DQ_BYTE7	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE1	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQ_BYTE2	MEM_CTRL	*	MEM_DATA2MEM
MEM_DQ_BYTE2	MEM_CMD	*	MEM_DATA2MEM
MEM_DQ_BYTE2	MEM_DQ_BYTE2	*	MEM_DQ_SAMEBYTE
MEM_DQ_BYTE2	MEM_DQ_BYTE3	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE2	MEM_DQ_BYTE4	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE2	MEM_DQ_BYTE5	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE2	MEM_DQ_BYTE6	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE2	MEM_DQ_BYTE7	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE2	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQ_BYTE3	MEM_CTRL	*	MEM_DATA2MEM
MEM_DQ_BYTE3	MEM_CMD	*	MEM_DATA2MEM
MEM_DQ_BYTE3	MEM_DQ_BYTE3	*	MEM_DQ_SAMEBYTE
MEM_DQ_BYTE3	MEM_DQ_BYTE4	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE3	MEM_DQ_BYTE5	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE3	MEM_DQ_BYTE6	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE3	MEM_DQ_BYTE7	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE3	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQ_BYTE4	MEM_CTRL	*	MEM_DATA2MEM
MEM_DQ_BYTE4	MEM_CMD	*	MEM_DATA2MEM
MEM_DQ_BYTE4	MEM_DQ_BYTE4	*	MEM_DQ_SAMEBYTE
MEM_DQ_BYTE4	MEM_DQ_BYTE5	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE4	MEM_DQ_BYTE6	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE4	MEM_DQ_BYTE7	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE4	*	*	MEM_2OTHER

MEMORY MISC PROPERTIES

VOLTAGE	PHYSICAL	NET_TYPE	SPACING	VOLTAGE
	MEM_POWER_PHY	MEM_POWER		CPU DIMM VREF A
	MEM_POWER_PHY	MEM_POWER		CPU DIMM VREF B
	MEM_POWER_PHY	MEM_POWER		CPU DDR VREF
	MEM_POWER_PHY	MEM_POWER		VREFMARGIN DIMMA DACOUT
	MEM_POWER_PHY	MEM_POWER		VREFMARGIN DIMMA OPFB
	MEM_POWER_PHY	MEM_POWER		VREFMARGIN DIMMA DQ
	MEM_POWER_PHY	MEM_POWER		CPU DIMM VREF A SW
	MEM_POWER_PHY	MEM_POWER		VREFMARGIN DIMMB DACOUT
	MEM_POWER_PHY	MEM_POWER		VREFMARGIN DIMMB OPFB
	MEM_POWER_PHY	MEM_POWER		VREFMARGIN DIMMB DQ
	MEM_POWER_PHY	MEM_POWER		CPU DIMM VREF B SW

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_POWER_WIDTH	*	Y	0.500 MM	0.250 MM	=STANDARD	=STANDARD	=STANDARD

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_POWER_PHY	*	MEM_POWER_WIDTH	MEM_POWER	*	=3:1_SPACING	?

SYNC MASTER=K62 ROSITA SYNC DATE=01/09/2011

Page Title: Memory Constraints

Apple Inc.

DRAWING NUMBER: 051-8442 SIZE: D

REVISION: 10.1.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 101 OF 110 SHEET: 92 OF 101

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_E_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=4X_DIELECTRIC	?	PCIE	TOP,BOTTOM	=4:1_SPACING	?
CLK_PCIE	*	0.5 MM	?				

CPU

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_RCOMP_PHY	*	Y	0.254 MM	0.200 MM	3.0 MM	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_ITP	*	0.2 MM	?
CPU_RCOMP	*	0.2 MM	?

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=6:1_SPACING	?	SATA	TOP,BOTTOM	=6:1_SPACING	?

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
<b>SATA</b>			
[HSD]	SATA_90D	SATA	SATA SSD R2D C P 18 42
[HSD]	SATA_90D	SATA	SATA SSD R2D C N 18 42
[HSD]	SATA_90D	SATA	SATA SSD R2D P 42
[HSD]	SATA_90D	SATA	SATA SSD R2D N 42
[HSD]	SATA_90D	SATA	SATA SSD D2R P 18 42
[HSD]	SATA_90D	SATA	SATA SSD D2R N 18 42
[HSD]	SATA_90D	SATA	SATA SSD D2R C P 42
[HSD]	SATA_90D	SATA	SATA SSD D2R C N 42
<b>PCIE</b>			
[HSD]	PCI_E_85D	PCIE	PCIE USB3 1 R2D P
[HSD]	PCI_E_85D	PCIE	PCIE USB3 1 R2D N
[HSD]	PCI_E_85D	PCIE	PCIE USB3 1 R2D C P
[HSD]	PCI_E_85D	PCIE	PCIE USB3 1 R2D C N
[HSD]	PCI_E_85D	PCIE	PCIE USB3 1 D2R P
[HSD]	PCI_E_85D	PCIE	PCIE USB3 1 D2R N
[HSD]	PCI_E_85D	PCIE	PCIE USB3 1 D2R C P
[HSD]	PCI_E_85D	PCIE	PCIE USB3 1 D2R C N
[HSD]	PCI_E_85D	PCIE	PCIE USB3 2 R2D P
[HSD]	PCI_E_85D	PCIE	PCIE USB3 2 R2D N
[HSD]	PCI_E_85D	PCIE	PCIE USB3 2 R2D C P
[HSD]	PCI_E_85D	PCIE	PCIE USB3 2 R2D C N
[HSD]	PCI_E_85D	PCIE	PCIE USB3 2 D2R P
[HSD]	PCI_E_85D	PCIE	PCIE USB3 2 D2R N
[HSD]	PCI_E_85D	PCIE	PCIE USB3 2 D2R C P
[HSD]	PCI_E_85D	PCIE	PCIE USB3 2 D2R C N
<b>CPU ITP</b>			
[HSD]	CPU_50S	CPU_ITP	XDP BPM L<7..0> 11 25
[HSD]	CPU_50S	CPU_ITP	CPU CFG<17..0> 10 15 25
[HSD]	CPU_50S	CPU_ITP	XDP OBSDATA B<3..0> 25
[HSD]	CPU_50S	CPU_ITP	XDP CPU CFG<0> 25
[HSD]	CPU_50S	CPU_ITP	XDP CPU TDO 11 25
[HSD]	CPU_50S	CPU_ITP	XDP CPU TDI 11 25
[HSD]	CPU_50S	CPU_ITP	XDP CPU TMS 11 25
[HSD]	CPU_50S	CPU_ITP	XDP CPU TCK 11 25
[HSD]	CPU_50S	CPU_ITP	XDP CPU TRST L 11 25
<b>CPU_MISC</b>			
[HSD]	CPU_RCOMP_PHY	CPU_RCOMP	CPU PEG COMP 10

ANY OTHER LYNNFIELD CONSTRAINTS NOT COVERED ON PAGES 101 AND 107 SHOULD GO ON THIS PAGE TOO

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
<b>PCIE GRAPHICS</b>			
[HSD]	PCI_E_85D	PCIE	PEG R2D C P<15..0> 9 78
[HSD]	PCI_E_85D	PCIE	PEG R2D C N<15..0> 9 78
[HSD]	PCI_E_85D	PCIE	PEG D2R P<15..0> 9 78
[HSD]	PCI_E_85D	PCIE	PEG D2R N<15..0> 9 78
[HSD]	PCI_E_85D	PCIE	MMX PCIE R2D P<7..0> 76 78
[HSD]	PCI_E_85D	PCIE	MMX PCIE R2D N<7..0> 76 78
[HSD]	PCI_E_85D	PCIE	MMX PCIE D2R P<7..0> 76 78
[HSD]	PCI_E_85D	PCIE	MMX PCIE D2R N<7..0> 76 78
<b>PCIE I/O</b>			
[HSD]	PCI_E_85D	PCIE	PCIE MINI R2D P 33
[HSD]	PCI_E_85D	PCIE	PCIE MINI R2D N 33
[HSD]	PCI_E_85D	PCIE	PCIE MINI R2D C P 18 33
[HSD]	PCI_E_85D	PCIE	PCIE MINI R2D C N 18 33
[HSD]	PCI_E_85D	PCIE	PCIE MINI D2R P 18 33
[HSD]	PCI_E_85D	PCIE	PCIE MINI D2R N 18 33
[HSD]	PCI_E_85D	PCIE	PCIE FW R2D P 39
[HSD]	PCI_E_85D	PCIE	PCIE FW R2D N 39
[HSD]	PCI_E_85D	PCIE	PCIE FW R2D C P 18 39
[HSD]	PCI_E_85D	PCIE	PCIE FW R2D C N 18 39
[HSD]	PCI_E_85D	PCIE	PCIE FW D2R P 18 39
[HSD]	PCI_E_85D	PCIE	PCIE FW D2R N 18 39
[HSD]	PCI_E_85D	PCIE	PCIE FW D2R C P 39
[HSD]	PCI_E_85D	PCIE	PCIE FW D2R C N 39
<b>DMI</b>			
[HSD]	CLK_PCIE_90D	CLK_PCIE	DMI MIDBUS CLK100M N
[HSD]	CLK_PCIE_90D	CLK_PCIE	DMI MIDBUS CLK100M P
[HSD]	CLK_PCIE_90D	CLK_PCIE	DMI CLK100M CPU N 11 18
[HSD]	CLK_PCIE_90D	CLK_PCIE	DMI CLK100M CPU P 11 18
[HSD]	PCI_E_85D	PCIE	DMI S2N P<3..0> 10 19
[HSD]	PCI_E_85D	PCIE	DMI S2N N<3..0> 10 19
[HSD]	PCI_E_85D	PCIE	DMI N2S P<3..0> 10 19
[HSD]	PCI_E_85D	PCIE	DMI N2S N<3..0> 10 19
<b>PCIE REF CLOCKS</b>			
[HSD]	CLK_PCIE_90D	CLK_PCIE	GPU CLK100M PCIE P 9
[HSD]	CLK_PCIE_90D	CLK_PCIE	GPU CLK100M PCIE N 9
[HSD]	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M MINI P 18 33
[HSD]	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M MINI N 18 33
[HSD]	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M FW P 18 39
[HSD]	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M FW N 18 39
[HSD]	ENET_100D	ENET_MII	PCIE CLK100M ENET P 18 37
[HSD]	ENET_100D	ENET_MII	PCIE CLK100M ENET N 18 37
<b>SATA</b>			
[HSD]	SATA_90D	SATA	SATA HDD R2D C P 18 42
[HSD]	SATA_90D	SATA	SATA HDD R2D C N 18 42
[HSD]	SATA_90D	SATA	SATA HDD R2D P 42
[HSD]	SATA_90D	SATA	SATA HDD R2D N 42
[HSD]	SATA_90D	SATA	SATA HDD D2R P 18 42
[HSD]	SATA_90D	SATA	SATA HDD D2R N 18 42
[HSD]	SATA_90D	SATA	SATA HDD D2R C P 42
[HSD]	SATA_90D	SATA	SATA HDD D2R C N 42
[HSD]	SATA_90D	SATA	SATA ODD R2D C P 18 42
[HSD]	SATA_90D	SATA	SATA ODD R2D C N 18 42
[HSD]	SATA_90D	SATA	SATA ODD R2D P 42
[HSD]	SATA_90D	SATA	SATA ODD R2D N 42
[HSD]	SATA_90D	SATA	SATA ODD D2R P 18 42
[HSD]	SATA_90D	SATA	SATA ODD D2R N 18 42
[HSD]	SATA_90D	SATA	SATA ODD D2R C P 42
[HSD]	SATA_90D	SATA	SATA ODD D2R C N 42
<b>CLOCKS</b>			
[HSD]	CLK_PCIE_90D	CLK_PCIE	PCH CLK100M DMI P 18 26
[HSD]	CLK_PCIE_90D	CLK_PCIE	PCH CLK100M DMI N 18 26
[HSD]	CLK_PCIE_90D	CLK_PCIE	PCH CLK96M DOT P 18 26
[HSD]	CLK_PCIE_90D	CLK_PCIE	PCH CLK96M DOT N 18 26
[HSD]	CLK_PCIE_90D	CLK_PCIE	PCH CLK100M SATA P 18 26
[HSD]	CLK_PCIE_90D	CLK_PCIE	PCH CLK100M SATA N 18 26
[HSD]	CLK_PCIE_90D	CLK_PCIE	ITEXDP CLK100M N 18 25
[HSD]	CLK_PCIE_90D	CLK_PCIE	ITEXDP CLK100M P 18 25
[HSD]	CLK_PCIE_90D	CLK_PCIE	ITPCPU CLK100M N 11 18
[HSD]	CLK_PCIE_90D	CLK_PCIE	ITPCPU CLK100M P 11 18
[HSD]	CLK_PCIE_90D	CLK_PCIE	XDP CPU CLK100M P 25
[HSD]	CLK_PCIE_90D	CLK_PCIE	XDP CPU CLK100M N 25
<b>UNUSED CLOCKS</b>			
[HSD]	CLK_PCIE_90D	CLK_PCIE	TP CLK133M PCH N 26
[HSD]	CLK_PCIE_90D	CLK_PCIE	TP CLK133M PCH P 26
<b>UNUSED PCIE</b>			
[HSD]	PCI_E_85D	PCIE	MMX PCIE R2D P<8..15> 76 78
[HSD]	PCI_E_85D	PCIE	MMX PCIE R2D N<8..15> 76 78
[HSD]	PCI_E_85D	PCIE	MMX PCIE D2R P<8..15> 76 78
[HSD]	PCI_E_85D	PCIE	MMX PCIE D2R N<8..15> 76 78

SYNC MASTER=K62 ROSITA		SYNC DATE=01/09/2011	
PAGE TITLE			
PCIE/DMI/FDI/SATA CONSTRAINTS			
DRAWING NUMBER		SIZE	
051-8442		D	
REVISION		10.1.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
102 OF 110		93 OF 101	

**PCH CONSTRAINTS**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCI	*	=4:1_SPACING	?
COMP_PCI	*	0.2 MM	?
ITP_PCI	*	0.2 MM	?

**PCI Bus Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	0.2 MM	?

**LPC Bus Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	0.15 MM	?
CLK_LPC	*	0.2 MM	?

**SMBus Interface Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2X_DIELECTRIC	?

**HD Audio Interface Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2X_DIELECTRIC	?

**SPI Interface Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	0.2 MM	?

**XTAL Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_XTAL	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
XTAL	*	=4X_DIELECTRIC	?

PHYSICAL	NET_TYPE	SPACING	
R325	PM	T29_CLKREQ0_L	15 21 81
R326	PM	FW_MINI_CLKREQ0_L	15 18
R327	PM	BLC_GPIO	6 15 21
R328	PM	T29_SW_RESET_L	15 21 81
R329	PM	ENET_CLKREQ0_L	15 18 36
R330	PM	DP_GPU_T29_SEL	18 63 84
R331	PM	T29_MCU_INT_L	20 85 87
R332	PM	T29_DP_PORTA_PWR_EN	20 25 83 100
R333	PM	T29_DP_PORTB_PWR_EN	20 25 83
R334	PM	DP_AUXCH_ISOL	15 18 25 85 87
R335	PM	PLT_RST_BUF_L	27
R336	PM	XDFCPU_PLTREST_L	25 27
R337	PM	PCH_PEG_CLKREQ0_L	21
R338	PM	ENET_SW_RESET_L	15 21 36
R339	PM	CPU_SKTOCC	63
R340	PM	PM_EN_USB_PWR	43 63

PHYSICAL	NET_TYPE	SPACING	
R341	PM	ENET_RESET_LOGIC_L	36
R342	PM	ENET_RESET_FET_L	
R343	PM	ENET_CLKREQ0_FET_L	36 37
R344	PM	PGOOD_5V_1V05_3V3	64 100
R345	PM	PGOOD_CPU_UCORE	64 100
R346	PM	ALL_SYS_PWRGD	64 100
R347	PM	PGOOD_3V3_1V05	64 100
R348	PM	PGOOD_PCH_S0_R	64 100
R349	PM	AUD_IPHS_SWITCH_EN_PCH	21 25

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
	PCI_55S	PCI		PCI_REQ0_L 20
	PCI_55S	PCI		PCI_REQ1_L 20
	PCI_55S	PCI		PCI_REQ2_L 20
	CLK_PCI_55S	CLK_PCI		PCH_CLK33M_PCIOOUT 20 27
	CLK_PCI_55S	CLK_PCI		PCH_CLK33M_PCIIIN 18 27
	LPC_55S	LPC		LPC_AD<3..0> 18 46 48
	LPC_55S	LPC		LPC_FRAME_L 18 46 48
	CLK_LPC_55S	CLK_LPC		LPC_CLK33M_SMC_R 20 27
	CLK_LPC_55S	CLK_LPC		LPC_CLK33M_SMC 27 46
	CLK_LPC_55S	CLK_LPC		LPC_CLK33M_LPCPLUS 27 48
	CLK_LPC_55S	PM		PM_CLK32K_SUSCLK_R 9 19 100
	CLK_LPC_55S	PM		PM_CLK32K_SUSCLK 9 46 100
	CLK_LPC_55S	CLK_LPC		LPC_CLK33M_LPCPLUS_R 20 27
	LPC_55S	LPC		LPC_R_AD<3..0> 18
	LPC_55S	LPC		LPC_FRAME_R_L 18
	SPI_55S	SPI		SPI_CLK1_R 18
	SPI_55S	SPI		SPI_MOSI1_R 18

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
	SPI_55S	SPI		SPI_CLK_R 18 48 55
	SPI_55S	SPI		SPI_CLK 55
	SPI_55S	SPI		SPI_MOSI_R 18 48 55
	SPI_55S	SPI		SPI_MOSI 55
	SPI_55S	SPI		SPI_MISO 18 48 55
	SPI_55S	SPI		SPI_MISO_R 55
	SPI_55S	SPI		SPI_CS0_R_L 18 48
	SPI_55S	SPI		SPI_CS0_L 48
	SPI_55S	SPI		SPI_MLB_CS_L 48 55
	SPI_55S	SPI		SPI_ALT_CS_L 48
	SPI_55S	SPI		SPIROM_USE_MLB 21 48
	SPI_55S	SPI		SPI_ALT_MOSI 48
	SPI_55S	SPI		SPI_ALT_MISO 48
	SPI_55S	SPI		SPI_ALT_CLK 48
	HDA_55S	HDA		HDA_BIT_CLK 18 56
	HDA_55S	HDA		HDA_BIT_CLK_R 18
	HDA_55S	HDA		HDA_RST_L 18 56
	HDA_55S	HDA		HDA_RST_R_L 18
	HDA_55S	HDA		HDA_SDOUT 15 18 56
	HDA_55S	HDA		HDA_SDOUT_R 18
	HDA_55S	HDA		HDA_SYNC 18 56
	HDA_55S	HDA		HDA_SYNC_R 18
	HDA_55S	HDA		HDA_SDIN0 18 56
	HDA_55S	HDA		AUD_SDI_R 56
		PM		AUD_SPDIF_IN 60 84 100
		HDA		AUD_SPDIF_OUT 56 60
		HDA		AUD_SPDIF_CHIP 56
	HDA_55S	HDA		AUD_SPKR_OUTLO1L_NOUT 101
	HDA_55S	HDA		AUD_SPKR_OUTLO1L_POOUT 101
	HDA_55S	HDA		AUD_SPKR_OUTLO1R_NOUT 101
	HDA_55S	HDA		AUD_SPKR_OUTLO1R_POOUT 101
	HDA_55S	HDA		AUD_SPKR_OUTLO2L_NOUT 101
	HDA_55S	HDA		AUD_SPKR_OUTLO2L_POOUT 101
	HDA_55S	HDA		AUD_SPKR_OUTLO2R_NOUT 101
	HDA_55S	HDA		AUD_SPKR_OUTLO2R_POOUT 101
	CLK_XTAL	XTAL		PCH_CLK25M_XTALOUT_R 27
	CLK_XTAL	XTAL		PCH_CLK25M_XTALIN_R 27
	CLK_XTAL	XTAL		PCH_CLK25M_XTALOUT 18 27
	CLK_XTAL	XTAL		PCH_CLK25M_XTALIN 18 27 80
	PCH_55S	COMP_PCH		PCH_USB_RBIA5 20
	PCH_55S	COMP_PCH		PCH_SATA3COMP 18
	PCH_55S	COMP_PCH		PCH_XCLK_RCOMP 18
	PCH_55S	COMP_PCH		PCH_DMI_COMP 18
	PCH_55S	COMP_PCH		PCH_SATA1COMP 18
	CLK_XTAL	XTAL		USB_HUB1_XTAL1 34
	CLK_XTAL	XTAL		USB_HUB1_XTAL2 34
	PCH_55S	COMP_PCH		USB_HUB1_RBIA5 34
	PCH_55S	ITP_PCH		XDP_PCH_TCK 18 25
	PCH_55S	ITP_PCH		XDP_PCH_TMS 18 25
	PCH_55S	ITP_PCH		XDP_PCH_TDI 18 25
	PCH_55S	ITP_PCH		XDP_PCH_TDO 18 25
	PCH_55S	COMP_PCH		PCH_DMI2RBIA5 18
	PCH_55S	COMP_PCH		PCH_SATA3RBIA5 18
	PCH_55S	COMP_PCH		USB_HUB2_RBIA5 35

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
	CLK_XTAL	XTAL		USB_HUB2_XTAL1 35
	CLK_XTAL	XTAL		USB_HUB2_XTAL2 35
	CLK_XTAL	XTAL		PCH_CLK32K_RTCX1_R 27
	CLK_XTAL	XTAL		PCH_CLK32K_RTCX2_R 27
	CLK_XTAL	XTAL		PCH_CLK32K_RTCX1 18 27 94
	CLK_XTAL	XTAL		PCH_CLK32K_RTCX2 18 27 94
	CLK_XTAL	XTAL		PCH_CLK32K_RTCX1 18 27 94
	CLK_XTAL	XTAL		PCH_CLK32K_RTCX2 18 27 94
	CLK_XTAL	XTAL		CK505_XTAL_IN 26
	CLK_XTAL	XTAL		CK505_XTAL_OUT 26
	CLK_XTAL	XTAL		CK505_XTAL_OUT_R 26
	CLK_PCH_55S	CLK_PCH		PCH_CLK14P3M_REFCLK 18 26

SYNC MASTER=K62\_S1J1 SYNC DATE=01/09/2011

**IBEX PEAK CONSTRAINTS**

Apple Inc.

DRAWING NUMBER: 051-8442 SIZE: D

REVISION: 10.1.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 103 OF 110 SHEET: 94 OF 101

CAESAR II (ETHERNET) CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MII	*	0.3 MM	?
ENET_SE	*	=STANDARD	?

SOURCE: BROADCOM 5764M-DS04-RDS. PAGE 38

CAESAR II (ETHERNET) CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_DIFF	*	0.6 MM	?
ENET_DIFF2DIFF	*	=3:1_SPACING	?
ENET_2OTHER	*	=50MIL_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
50MIL_SPACING	*	1.27 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_DIFF	ENET_DIFF	*	ENET_DIFF2DIFF
ENET_DIFF_T	*	*	ENET_2OTHER

CAESAR IV (SD) CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SD_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SD	*	=3:1_SPACING	?

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USR_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=3:1_SPACING	?	USB	TOP,BOTTOM	=4X_DIELECTRIC	?

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
ENET_50S	ENET_SE	ENET RDAC	37
CLK_RCH_55S	XTAL	ENET CLK25M XTALI	36 37
CLK_RCH_55S	XTAL	ENET CLK25M XTALO	36 37
CLK_RCH_55S	XTAL	ENET CLK25M XTALO_R	36
ENET_100D	ENET_DIFF	ENETCONN MDI P<3..0>	37 38
ENET_100D	ENET_DIFF	ENETCONN MDI N<3..0>	37 38
ENET_100D	ENET_DIFF_T	ENETCONN MDI T P<3..0>	38
ENET_100D	ENET_DIFF_T	ENETCONN MDI T N<3..0>	38
PCIE_85D	ENET_MII	PCIE ENET R2D P	37
PCIE_85D	ENET_MII	PCIE ENET R2D N	37
PCIE_85D	ENET_MII	PCIE ENET D2R P	18 37
PCIE_85D	ENET_MII	PCIE ENET D2R N	18 37
PCIE_85D	ENET_MII	PCIE ENET R2D C P	18 37
PCIE_85D	ENET_MII	PCIE ENET R2D C N	18 37
PCIE_85D	ENET_MII	PCIE ENET D2R C P	37
PCIE_85D	ENET_MII	PCIE ENET D2R C N	37
SD_50S	SD	ENET SD CMD	37
SD_50S	SD	SDCONN CMD	37 45
SD_50S	SD	SDCONN CLK	37 45
SD_50S	SD	ENET SD CLK	37
SD_50S	SD	SDCONN DATA<7..0>	37 45
SD_50S	SD	ENET_CR DATA<7..0>	37
SD_50S	EM	ENET MEDIA SENSE	15 18 37
SD_50S	SD	ENET MEDIA SENSE R	
SD_50S	SD	ENET SD DETECT L	37
SD_50S	EM	SDCONN DETECT BUF L	100

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
USR_90D	USR	USB EXTA P	34 43
USR_90D	USR	USB EXTA N	34 43
USR_90D	USR	USB PORT0 P	43
USR_90D	USR	USB PORT0 N	43
USR_90D	USR	USB EXTR P	35 43
USR_90D	USR	USB EXTR N	35 43
USR_90D	USR	USB PORT1 P	43
USR_90D	USR	USB PORT1 N	43
USR_90D	USR	USB EXTC P	34 43
USR_90D	USR	USB EXTC N	34 43
USR_90D	USR	USB PORT2 P	43
USR_90D	USR	USB PORT2 N	43
USR_90D	USR	USB EXT0 P	35 43
USR_90D	USR	USB EXT0 N	35 43
USR_90D	USR	USB D MIXED P	43
USR_90D	USR	USB D MIXED N	43
USR_90D	USR	USB PORT3 P	43
USR_90D	USR	USB PORT3 N	43
USR_90D	USR	USB CAMERA P	20 44
USR_90D	USR	USB CAMERA L P	44 101
USR_90D	USR	USB CAMERA L N	44 101
USR_90D	USR	USB BT P	35 44
USR_90D	USR	USB BT N	35 44
USR_90D	USR	USB BT L P	44 101
USR_90D	USR	USB BT L N	44 101
USR_90D	USR	USB IR P	34 44
USR_90D	USR	USB IR N	34 44
USR_90D	USR	USB IR L P	44 101
USR_90D	USR	USB IR L N	44 101
USR_90D	USR	USB SDCARD P	34 44
USR_90D	USR	USB SDCARD N	34 44
USR_90D	USR	USB SDCARD L P	44
USR_90D	USR	USB SDCARD L N	44
USR_90D	USR	USB HUB1 UP P	20 34
USR_90D	USR	USB HUB1 UP N	20 34
USR_90D	USR	USB HUB2 UP P	20 35
USR_90D	USR	USB HUB2 UP N	20 35
USR_90D	USR	USB HUB2UNUSED P	35
USR_90D	USR	USB HUB2UNUSED N	35

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
FW_110D	FW_TP	FW CLK24P576M XO	39
FW_110D	FW_TP	FW CLK24P576M XO R	39
FW_110D	FW_TP	FW CLK24P576M XI	39
FW_110D	FW_TP	FW PORT0 TPA P	40 41
FW_110D	FW_TP	FW PORT0 TPA N	40 41
FW_110D	FW_TP	FW PORT0 TPB P	40 41
FW_110D	FW_TP	FW PORT0 TPB N	40 41
FW_110D	FW_TP	FW P1 TPA P	39 40
FW_110D	FW_TP	FW P1 TPA N	39 40
FW_110D	FW_TP	FW P2 TPA P	39 40
FW_110D	FW_TP	FW P2 TPA N	39 40
FW_110D	FW_TP	FW P1 TPB P	39 40
FW_110D	FW_TP	FW P1 TPB N	39 40
FW_110D	FW_TP	FW P2 TPB P	39 40
FW_110D	FW_TP	FW P2 TPB N	39 40

SYNC MASTER=K62 MARK SYNC DATE=01/09/2011

USB/ENET/SD/FW/AUD CONSTRAINTS

Apple Inc.

DRAWING NUMBER: 051-8442 SIZE: D

REVISION: 10.1.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 104 OF 110 SHEET: 95 OF 101

GRAPHICS CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	0.08MM	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3:1_SPACING	?

USE 5X\_DIELECTRIC IN K62

PAIRS SHOULD BE WITHIN 100 MILS OF CLOCK LENGTH.  
 DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.  
 DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.  
 Max length of LVDS/DisplayPort/TMDS traces: 12 inches.

ELECTRICAL\_CONSTRAINT\_SET ASSIGNED IN CONT. MGR. NET\_TYPE

PHYSICAL	SPACING	NET_TYPE
DP_85D	DISPLAYPORT	DP INTCONN ML C P<3..0>
DP_85D	DISPLAYPORT	DP INTCONN ML C N<3..0>
DP_85D	DISPLAYPORT	DP INTCONN AUXCH C P
DP_85D	DISPLAYPORT	DP INTCONN AUXCH C N
DP_85D	DISPLAYPORT	DP INTPNL ML P<3..0>
DP_85D	DISPLAYPORT	DP INTPNL ML N<3..0>
DP_85D	DISPLAYPORT	DP INTPNL AUX P
DP_85D	DISPLAYPORT	DP INTPNL AUX N
DP_85D	DISPLAYPORT	DP EXTA ML P<3..0>
DP_85D	DISPLAYPORT	DP EXTA ML N<3..0>
DP_85D	DISPLAYPORT	DP EXTA AUXCH P
DP_85D	DISPLAYPORT	DP EXTA AUXCH N
DP_85D	DISPLAYPORT	DP EXTB ML C P<3..0>
DP_85D	DISPLAYPORT	DP EXTB ML C N<3..0>
DP_85D	DISPLAYPORT	DP EXTB AUXCH C P
DP_85D	DISPLAYPORT	DP EXTB AUXCH C N
DP_85D	DISPLAYPORT	DP EXTB ML P<3..0>
DP_85D	DISPLAYPORT	DP EXTB ML N<3..0>
DP_85D	DISPLAYPORT	DP EXTB AUXCH P
DP_85D	DISPLAYPORT	DP EXTB AUXCH N
DP_85D	DISPLAYPORT	DP EXTB ML C P<3..0>
DP_85D	DISPLAYPORT	DP EXTB ML C N<3..0>
DP_85D	DISPLAYPORT	DP EXTB AUXCH C P
DP_85D	DISPLAYPORT	DP EXTB AUXCH C N
DP_85D	DISPLAYPORT	MXM DP B ML P<3..0>
DP_85D	DISPLAYPORT	MXM DP B ML N<3..0>
DP_85D	DISPLAYPORT	MXM DP B AUX P
DP_85D	DISPLAYPORT	MXM DP B AUX N
DP_85D	DISPLAYPORT	MXM DP C ML P<3..0>
DP_85D	DISPLAYPORT	MXM DP C ML N<3..0>
DP_85D	DISPLAYPORT	MXM DP C AUX P
DP_85D	DISPLAYPORT	MXM DP C AUX N
DP_85D	DISPLAYPORT	MXM DP C AUX R P
DP_85D	DISPLAYPORT	MXM DP C AUX R N
DP_85D	DISPLAYPORT	MXM DP D ML P<3..0>
DP_85D	DISPLAYPORT	MXM DP D ML N<3..0>
DP_85D	DISPLAYPORT	MXM DP D AUX P
DP_85D	DISPLAYPORT	MXM DP D AUX N

UNUSED VIDEO NET PHYSICAL CONSTRAINTS

DP_85D	DISPLAYPORT	MXM LVDS A CLK P
DP_85D	DISPLAYPORT	MXM LVDS A CLK N
DP_85D	DISPLAYPORT	MXM LVDS B CLK P
DP_85D	DISPLAYPORT	MXM LVDS B CLK N
DP_85D	DISPLAYPORT	MXM LVDS A DATA P<3..0>
DP_85D	DISPLAYPORT	MXM LVDS A DATA N<3..0>
DP_85D	DISPLAYPORT	MXM LVDS B DATA P<3..0>
DP_85D	DISPLAYPORT	MXM LVDS B DATA N<3..0>

SYNC\_MASTER=K62\_AARON SYNC\_DATE=06/11/2010

GRAPHICS CONSTRAINTS

Apple Inc.

DRAWING NUMBER: 051-8442 SIZE: D

REVISION: 10.1.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 105 OF 110

SHEET: 96 OF 101

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMB_555	SMB	SMB	SMBUS SMC A S3 SCL	49
SMB_555	SMB	SMB	SMBUS SMC A S3 SDA	49
SMB_555	SMB	SMB	SMBUS SMC B S0 SCL	49
SMB_555	SMB	SMB	SMBUS SMC B S0 SDA	49
SMB_555	SMB	SMB	SMBUS SMC 0 S0 SCL	49
SMB_555	SMB	SMB	SMBUS SMC 0 S0 SDA	49
SMB_555	SMB	SMB	SMBUS SMC BSA SCL	49
SMB_555	SMB	SMB	SMBUS SMC BSA SDA	49
SMB_555	SMB	SMB	SMBUS SMC MGMT SCL	49 97
SMB_555	SMB	SMB	SMBUS SMC MGMT SDA	49 97
SMB_555	SMB	SMB	SMBUS SMC MGMT SCL	49 97
SMB_555	SMB	SMB	SMBUS SMC MGMT SDA	49 97
SMB_555	SMB	SMB	SMBUS PCH CLK	18 49
SMB_555	SMB	SMB	SMBUS PCH DATA	18 49
SMB_555	SMB	SMB	SML PCH 0 CLK	18 49
SMB_555	SMB	SMB	SML PCH 0 DATA	18 49
SMB_555	SMB	SMB	SML PCH 1 CLK	18 49
SMB_555	SMB	SMB	SML PCH 1 DATA	18 49
SMB_555	SMB	SMB	SMC_EXTAL	46 47
SMB_555	SMB	SMB	SMC_XTAL	46 47
SMB_555	SMB	SMB	I2C VREFMRGN DIMMA SCL	28
SMB_555	SMB	SMB	I2C VREFMRGN DIMMA SDA	28
SMB_555	SMB	SMB	I2C VREFMRGN DIMMB SCL	28
SMB_555	SMB	SMB	I2C VREFMRGN DIMMB SDA	28
SMB_555	SMB	SMB	SMB_BLC TCON SCL	4 49 82
SMB_555	SMB	SMB	SMB_BLC TCON SDA	4 49 82
SMB_555	SMB	SMB	I2C TCON SCL	82
SMB_555	SMB	SMB	I2C TCON SDA	82
SMB_555	SMB	SMB	SMB_BLC PCH SCL R	6
SMB_555	SMB	SMB	SMB_BLC PCH SDA R	6

SMC VOLTAGE/CURRENT NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
THERM_DIFF	THERMAL	THERMAL	SNS I MXM P	50
THERM_DIFF	THERMAL	THERMAL	SNS I MXM N	50
THERM_DIFF	THERMAL	THERMAL	SNS DIMM 1V5 P	50
THERM_DIFF	THERMAL	THERMAL	SNS DIMM 1V5 N	50
SNS_DIFF	THERMAL	THERMAL	VR ISNS VCORE P	50 98
SNS_DIFF	THERMAL	THERMAL	VR ISNS VCORE N	50 98
SNS_DIFF	THERMAL	THERMAL	VR ISNS VAXG P	50 98
SNS_DIFF	THERMAL	THERMAL	VR ISNS VAXG N	50 98
SNS_DIFF	THERMAL	THERMAL	VR ISNS 1V05 P	98
SNS_DIFF	THERMAL	THERMAL	VR ISNS 1V05 N	98
THERM_DIFF	THERMAL	THERMAL	SNS CPU 1V5 P	50
THERM_DIFF	THERMAL	THERMAL	SNS CPU 1V5 N	50
THERM_DIFF	THERMAL	THERMAL	SNS VCCSA P	50
THERM_DIFF	THERMAL	THERMAL	SNS VCCSA N	50
THERM_DIFF	THERMAL	THERMAL	SNS 1V05 PCH P	50
THERM_DIFF	THERMAL	THERMAL	SNS 1V05 PCH N	50
THERMAL	THERMAL	THERMAL	GND SMC AVSS	46 47 50 97
THERMAL	THERMAL	THERMAL	SMC CPU 1V5 ISENSE	46 50
THERMAL	THERMAL	THERMAL	SMC CPU 1V5 ISENSE R	50
THERMAL	THERMAL	THERMAL	SMC CPU 1V5 VSENSE	46 50
THERMAL	THERMAL	THERMAL	GND SMC AVSS	46 47 50 97
THERMAL	THERMAL	THERMAL	SMC DIMM ISENSE	46 50
THERMAL	THERMAL	THERMAL	SMC DIMM 1V5 R	50
THERMAL	THERMAL	THERMAL	SMC DIMM VSENSE	46 50
THERMAL	THERMAL	THERMAL	GND SMC AVSS	46 47 50 97
THERMAL	THERMAL	THERMAL	SMC VCCSA ISENSE	46 50
THERMAL	THERMAL	THERMAL	SMC VCCSA ISENSE R	50
THERMAL	THERMAL	THERMAL	SMC VCCSA VSENSE	46 50
THERMAL	THERMAL	THERMAL	GND SMC AVSS	46 47 50 97
THERMAL	THERMAL	THERMAL	SMC PCH 1V05 ISENSE	46 50
THERMAL	THERMAL	THERMAL	SMC VAXG VSENSE	46 50
THERMAL	THERMAL	THERMAL	SMC PCH 1V05 VSENSE	46 50
THERMAL	THERMAL	THERMAL	GND SMC AVSS	46 47 50 97
THERMAL	THERMAL	THERMAL	SMC 1V05 ISENSE	46 50
THERMAL	THERMAL	THERMAL	SMC VAXG ISENSE	46 50
THERMAL	THERMAL	THERMAL	SMC 1V05 VSENSE	46 50
THERMAL	THERMAL	THERMAL	SMC GPU ISENSE	46 50
THERMAL	THERMAL	THERMAL	SMC GPU VSENSE	46 50
THERMAL	THERMAL	THERMAL	SMC VCORE ISENSE	46 50
THERMAL	THERMAL	THERMAL	SMC VCORE VSENSE	46 50
THERMAL	THERMAL	THERMAL	SMC CPU VSENSE	

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_555	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

NET_SPACING_TYPER1	NET_SPACING_TYPER2	AREA_TYPE	SPACING_RULE_SET
THERMAL	*	*	4:1_SPACING
THERMAL	POWER	*	PWR_P2MM
THERMAL	GND	*	GND_P2MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
THERM_DIFF	*	1:1_DIFFPAIR
SNS_DIFF	*	1:1_DIFFPAIR

SMC THERMAL NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
THERM_DIFF	THERMAL	THERMAL	SNS T1 1 P	52
THERM_DIFF	THERMAL	THERMAL	SNS T1 1 N	52
THERM_DIFF	THERMAL	THERMAL	SNS T2 DP2	52
THERM_DIFF	THERMAL	THERMAL	SNS T2 DN2	52
THERM_DIFF	THERMAL	THERMAL	SNS T1 2 P	52
THERM_DIFF	THERMAL	THERMAL	SNS T1 2 N	52
THERM_DIFF	THERMAL	THERMAL	SNS T1 3 P	52
THERM_DIFF	THERMAL	THERMAL	SNS T1 3 N	52
THERM_DIFF	THERMAL	THERMAL	SNS T1 4 P	52
THERM_DIFF	THERMAL	THERMAL	SNS T1 4 N	52
THERM_DIFF	THERMAL	THERMAL	SNS T1 5 P	52
THERM_DIFF	THERMAL	THERMAL	SNS T1 5 N	52
THERM_DIFF	THERMAL	THERMAL	SNS T1 6 P	52
THERM_DIFF	THERMAL	THERMAL	SNS T1 6 N	52
THERM_DIFF	THERMAL	THERMAL	SNS T1 7 P	52
THERM_DIFF	THERMAL	THERMAL	SNS T1 7 N	52
THERM_DIFF	THERMAL	THERMAL	SNS CPU THERMD P	10 52
THERM_DIFF	THERMAL	THERMAL	SNS CPU THERMD N	10 52
THERM_DIFF	THERMAL	THERMAL	SNS LCD H P	52
THERM_DIFF	THERMAL	THERMAL	SNS LCD H N	52
THERM_DIFF	THERMAL	THERMAL	SNS ODD P	52 101
THERM_DIFF	THERMAL	THERMAL	SNS ODD N	52 101
THERM_DIFF	THERMAL	THERMAL	SNS CPU H P	52
THERM_DIFF	THERMAL	THERMAL	SNS CPU H N	52
THERM_DIFF	THERMAL	THERMAL	SNS SKIN RIGHT P	52 101
THERM_DIFF	THERMAL	THERMAL	SNS SKIN RIGHT N	52 101
THERM_DIFF	THERMAL	THERMAL	SNS SKIN LEFT P	44 52 101
THERM_DIFF	THERMAL	THERMAL	SNS SKIN LEFT N	44 52 101
THERM_DIFF	THERMAL	THERMAL	SNS AMB P	52 101
THERM_DIFF	THERMAL	THERMAL	SNS AMB N	52 101
THERM_DIFF	THERMAL	THERMAL	SNS MXM P	52
THERM_DIFF	THERMAL	THERMAL	SNS MXM N	52
THERMAL	THERMAL	THERMAL	HDD OOB TEMP FLT	42 51 101
THERMAL	THERMAL	THERMAL	HDD OOB TEMP FB	42
THERMAL	THERMAL	THERMAL	HDD OOB TEMP R	51
THERMAL	THERMAL	THERMAL	SMC HDD OOB TEMP	46 51

SYNC MASTER=K62_JERRY		SYNC DATE=01/09/2011	
<b>SMC Constraints</b>			
Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	106 OF 110
		SHEET	97 OF 101

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include SWITCHNODE, POWER, GND, and \*.

POWER NET PROPERTIES

Table with 4 columns: NET\_TYPE, PHYSICAL, SPACING, VOLTAGE. Lists various power net types like PP12V\_S0\_MXM, PP12V\_S0\_CPU\_FILTRD, etc.

POWER NET PROPERTIES

Table with 4 columns: NET\_TYPE, PHYSICAL, SPACING, VOLTAGE. Lists various power net types like PP3V3R12V\_SW\_DPAPWR, USB\_HUB2\_VDDIVB, etc.

SENSING NET PROPERTIES

Table with 4 columns: NET\_TYPE, PHYSICAL, SPACING. Lists sensing net types like VR\_CPU\_ISNS1\_P, VR\_CPU\_ISNS1\_R, etc.

VR CTRL NET PROPERTIES

Table with 4 columns: NET\_TYPE, PHYSICAL, SPACING. Lists VR control net types like VR\_CPU\_P1\_SNUB, VR\_CPU\_P2\_SNUB, etc.

VR CTRL NET PROPERTIES

Table with 4 columns: NET\_TYPE, PHYSICAL, SPACING. Lists VR control net types like DDR\_REG\_CS, DDR\_REG\_FB, etc.

Table with 4 columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET, VID\_PHY. Lists physical and area types.

VR VID NET PROPERTIES

Table with 4 columns: NET\_TYPE, PHYSICAL, SPACING. Lists VR video net types like CPU\_VIDCLK\_R, CPU\_VIDALERT\_L, etc.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Lists spacing rules.

POWER CONSTRAINTS header with Apple logo, drawing number 051-8442, revision 10.1.0, and a notice of proprietary property.

T29 ELECTRICAL ROUTES

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row 1: T29\_90D, \*, =90\_OHM\_DIFF, =90\_OHM\_DIFF, =90\_OHM\_DIFF, =90\_OHM\_DIFF, =90\_OHM\_DIFF, =90\_OHM\_DIFF.

Table with 8 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT, SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row 1: T29, \*, =5X\_DIELECTRIC, ?, T29, TOP,BOTTOM, =7X\_DIELECTRIC, ?.

T29 PCI-EXPRESS (SAME RULE AS PCIE)

T29 SPI INTERFACE CONSTRAINTS

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row 1: T29\_SPI\_55S, \*, =55\_OHM\_SE, =55\_OHM\_SE, =55\_OHM\_SE, =55\_OHM\_SE, =STANDARD, =STANDARD.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row 1: T29\_SPI, \*, 0.2 MM, ?.

T29 XTAL CONSTRAINTS

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row 1: T29\_XTAL\_100D, \*, =100\_OHM\_DIFF, =100\_OHM\_DIFF, =100\_OHM\_DIFF, =100\_OHM\_DIFF, =100\_OHM\_DIFF, =100\_OHM\_DIFF.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row 1: T29\_XTAL, \*, =4X\_DIELECTRIC, ?.

T29 SMBUS INTERFACE CONSTRAINTS

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row 1: T29\_SMB\_55S, \*, =55\_OHM\_SE, =55\_OHM\_SE, =55\_OHM\_SE, =55\_OHM\_SE, =STANDARD, =STANDARD.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row 1: T29\_SMB, \*, =2X\_DIELECTRIC, ?.

GREEN CLOCK CONSTRAINTS

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row 1: CLK\_25M\_55S, \*, =55\_OHM\_SE, =55\_OHM\_SE, =55\_OHM\_SE, =55\_OHM\_SE, =STANDARD, =STANDARD.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row 1: CLK\_25M, \*, =5X\_DIELECTRIC, ?.

T29 BIAS CONSTRAINTS

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row 1: T29\_55S, \*, =55\_OHM\_SE, =55\_OHM\_SE, =55\_OHM\_SE, =55\_OHM\_SE, =STANDARD, =STANDARD.


Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row 1: T29\_COMP, \*, 0.2 MM, ?.

T29 NET PROPERTIES

Large table with columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, SPACING, NET\_TYPE. Lists various net types like T29\_R2D\_C P<3..0>, T29DPB ML P<3..0>, etc.

T29 NET PROPERTIES

Table with columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, SPACING, NET\_TYPE. Lists various net types like JTAG T29 TDI, T29\_SPI\_55S, SYSClk CLK25M T29, etc.



Metadata box containing: SYNC MASTER=K62, AARON; SYNC DATE=06/11/2010; T29 CONSTRAINTS; Apple Inc. logo; DRAWING NUMBER 051-8442; REVISION 10.1.0; NOTICE OF PROPRIETARY PROPERTY; PAGE 108 OF 110; SHEET 99 OF 101.

PM NET PROPERTIES  
(PM, RESET, EN, PGOOD)

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PM	*	*	2:1_SPACING
PM_VTT	PM_VTT	*	2:1_SPACING
PM_VTT	*	*	3:1_SPACING
PM_VTT	GND	*	DEFAULT
PM	GND	*	DEFAULT

NET_TYPE			
PHYSICAL	SPACING		
PM		4V5_REG_EN	56
PM		3V42G3H_SHDN_L	73
PM		ALL_SYS_PWRGD_R	5 32 64
PM		ALL_SYS_PWRGD_SMC	46 64
PM		AP_PWR_EN	30 26 33
PM		AP_MINI_RESET_L	33
PM		AUD_I2C_INT_L	20 62
PM		AUD_IP_PERIPHERAL_DET	20 61
PM		AUD_IPHS_SWITCH_EN	21 62
PM		AUD_SPDIF_IN	60 84 94
PM		AUD_SPDIF_IN_CODEC	56 84
PM		BDV_BKL_PWM	46 84 100
PM		BL_PWM	6 84
PM		BL_EN	6 84
PM		BDV_BKL_PWM	46 84 100
PM		CK505_27MHZ_EN	26
PM		CPUVTT_REG_EN	63
PM_VTT		CPUVTT_REG_PGOOD_R	63
PM		CPU_MEM_RESET_L	11 32
PM		CPU_PECI_R	46
PM_VTT		CPU_PWRGD	11 21 25
PM		CPU_RESET_L	11 27
PM		CPU_SKTOCC_L	11 63
PM		CPU_CATERR_L	11
PM		CPU_PECI	11 21 46
PM		CPU_PROCHOT_L	11 47 65
PM		CPU_THRMTRIP_L	11 47
PM		CPU_PROC_SEL	11 19
PM		DEBUG_RESET_L	27 48
PM		DDR_VTT_EN	82 84
PM		DP_INT_SPDIF_AUDIO	82 84
PM		DP_INTENL_HPD	82 84
PM		3V3R2V9_DPAEWR_ADJ	83 98
PM		DP_A_PWRDN	83
PM		DP_A_PWRDN_FET_R	83
PM		DP_A_PWRDN_INV	83
PM		DPAPWRSG_HVEN_L_R	83
PM		DPAPWRSG_CT	83
PM		DPAPWRSG_ILIM	83
PM		DPAPWRSG_ILIT	83
PM		T29_A_HV_EN	83 85
PM		3V3R2V9_DPBWR_ADJ	83
PM		DP_B_PWRDN	83
PM		DP_B_PWRDN_FET_R	83
PM		DP_B_PWRDN_INV	83
PM		DPBWRSG_HVEN_L_R	83
PM		DPBWRSG_CT	83
PM		DPBWRSG_ILIM	83
PM		DPBWRSG_ILIT	83
PM		T29_B_HV_EN	83 87
PM		T29_PWR_EN	18 81 100
PM		T29_RESET_RTR_L	81 89
PM		LCD_BLK_ON_DLY	84
PM		LCD_BLK_PWM	84
PM		MXM_PNL_BLK_PWM	77 84

NET_TYPE			
PHYSICAL	SPACING		
PM		ENET_PWR_EN	20 25 36
PM		ENET_LOW_PMR	15 21 37
PM		FW_RESET_L	27 39
PM		ENET_RESET_L	27 36
PM		FW_PME_L	15 21 39
PM		FW_PWR_EN	15 21
PM		FW_CLKREQ_L	15 39
PM		ISOLATE_CPU_MEM_L	21 25 32
PM		LPC_PWRDN_L	19 46 48
PM		MEM_RESET_L	30 31 32 93
PM		MINI_CLKREQ_L	15 33
PM		MINI_RESET_L	27 33
PM		MXM_CLKREQ_L	9 76
PM		MXM_GOOD	5 21 25
PM		ODD_PWR_EN_L	15 21 42
PM		RTC_RESET_L	18 27 100
PM		RSRST_PWRGD	46 64
PM		RTC_RESET_L	18 27 100
PM		S4_ENABLES	63
PM		SDCONN_STATE_RST_L	95
PM		SDCONN_DETECT_BUF_L	95
PM		SDCONN_STATE_CHANGE	20 28 44
PM		SDCARD_RESET	15 21 44 101
PM		SDCARD_RESET_L	44
PM		SDCARD_PLT_RST_L	27 44
PM		SDCARD_PLT_RST_L_R	27 44
PM		SMC_PM_G2_EN	46 75
PM		SMC_PM_G2_EN_R	75
PM		SMC_PM_G2_EN_L	75
PM		S5_DG_1	75
PM		S5_MSFT_G1	75
PM		USE_HDD_OOB_L	20 51
PM		HDD_OOB_IV00_REF	51
PM		SMC_ADAPTER_EN	19 46 47
PM		SMC_RUNTIME_SCI_L	21 46 47
PM		SMC_WAKE_SCI_L	15 18 21 46
PM		SMC_DELAYED_PWRGD	47 64
PM		SMC_LRESET_L	27 46
PM		SMC_RESET_L	46 47 48
PM		SMC_PROCHOT	46 47
PM		SMC_PROCHOT_3_3_L	46 47
PM		SMC_ONOFF_L	46 47
PM		SMC_MANUAL_RST_L	47
PM		SPI_DESCRIPTOR_OVERRIDE_L	18 46
PM		T29_PWR_EN	18 81 100
PM		T29_RESET_L	27 81
PM		T29_DP_PORTA_PWR_EN	20 25 83 94
PM		T29_DP_PORTA_PWR_EN_REG	83
PM_VTT		XDP_CPUPWRGD	11 25
PM_VTT		XDP_DBRESET_L	11 25
PM_VTT		XDP_PWRGD	11 25
PM		XDPPCH_PLTRST_L	25 27
PM		USB_HUB_SOFT_RESET_L	20 25 34
PM		VSYNC_DP_CONN	6 82
PM		VSYNC_DP	6 82
PM		VIDEO_ON	6 82
PM		VTT_REG_PGOOD_L	63

NET_TYPE			
PHYSICAL	SPACING		
PM		PLT_RESET_L	20 27
PM_VTT		PLT_RESET_LS1V05_L	11
PM		PM_BATLOW_L	15 19 46
PM		PM_CLK32K_SUSCLK	9 46 94
PM		PM_CLK32K_SUSCLK_R	9 19 94
PM		PM_CLKRUN_L	15 19 46 48
PM		PM_PWRBTN_L	19 25 46
PM		PM_RSMRST_L	27 46
PM		PM_RSMRST_PCH_L	19 27
PM		PCH_SRTCST_L	18
PM		PCH_INTVRMEN_L	18
PM		PCH_DSWVRMEN	19
PM		PCH_DF_TVS	19
PM		PCH_PROCPWRGD	21
PM		PCIE_WAKE_L	19 33 36 79
PM		PM_DSW_PWRGD	19
PM		PM_ASW_PWRGD	19 64
PM		PM_MEM_PWRGD_R	11
PM		PM_EN_DDR1V5_S3_REG	63 72
PM		PM_EN_DDRVTT_S0_REG	32 63 72
PM		PM_EN_P12V_S0_FET	6 63
PM		PM_EN_P1V05_S0_REG	63 68
PM		PM_EN_P1V05_S3_REG	63
PM		PM_EN_P1V5_S0_FET	63 74
PM		PM_EN_P1V8_S0_REG	63 72
PM		PM_EN_P3V3_S0_FET	63 74
PM		PM_EN_P3V3_S3_FET	63 74
PM		PM_EN_P3V3_S5_REG	71
PM		PM_EN_P5V_S0_FET	63 74
PM		PM_EN_P5V_S3_REG	63 71
PM		PM_EN_PVCCSA_S0_REG_L	64
PM		PM_EN_VCCSA_S0_CPU	63 65
PM		PM_EN_PVCCORE_CPU	63 65
PM_VTT		PM_MEM_PWRGD	11 19 100
PM		PM_MXM_EN	64 77
PM		PM_PCH_PWRGD_R	64
PM		PM_PECI_PWRGD	46 64
PM		PM_PECI_PWRGD_R	46
PM		PM_PGOOD_DDR1V5_S3_REG	5 63 72
PM		PM_PGOOD_P1V05_S0_REG	63 64 68
PM		PM_PGOOD_P1V5_S0_FET	11 64 74
PM		PM_PGOOD_P1V8_S0_REG	64 72
PM		PM_PGOOD_P3V3_S0_FET	63 64 74
PM		PM_PGOOD_P3V3_S3_FET	34 74
PM		PM_PGOOD_P3V3_S5_REG	27 64 71
PM		PM_PGOOD_P5V_S0_FET	63 64 74
PM		PM_PGOOD_MINI	33
PM		PM_PGOOD_PVCCORE_CPU	5 25 64 65
PM		PM_PGOOD_PVCCSA_S0_REG	63 64
PM		PM_PGOOD_P5V_S3_REG	63 71 83
PM		PM_PGOOD_PVAXG	5 65
PM_VTT		PM_MEM_PWRGD	11 19 100
PM		PM_MEM_PWRGD_L	11
PM		PM_MXM_PGOOD	64 77
PM		PM_PCH_PWRGD	19 21 64
PM		PM_SLP_S3_5V	32
PM		PM_SLP_S3_5V_L	32
PM		PM_SLP_S3_5V_R2	32
PM		PM_SLP_S3_L	5 19 26 32 36 46 47 63
PM		PM_SLP_S4_L	5 19 32 46 47 63 100
PM		PM_SLP_S5_L	5 19 46 47 63
PM_VTT		PM_SYNC	11 19
PM		PM_SYSRST_L	19 25 27 46
PM		PM_SYS_PWRGD	19 32 64
PM_VTT		PM_THRMTRIP_L	21 47
PM		PM_SLP_S3_BUF_L	63
PM		PM_SLP_S4_1_L_R	63
PM		PM_SLP_S4_D_L	32
PM		PM_SLP_S4_L	5 19 32 46 47 63 100
PM		PGOOD_P1V5_S0_DLY	11
PM		PGOOD_1V8_S0_G1	64
PM		PGOOD_1V8_S0_G2	64
PM		PGOOD_P12V_S0	63 64
PM		PGOOD_P1V8_S0	64
PM		PGOOD_PCH_S0	5 64
PM		PGOOD_PCH_S0_R	64 94
PM		PGOOD_SYSPWRK	64
PM		PGOOD_SYSPWRK_R	64
PM		POWER_BUTTON_L	47
PM		PEG_RESET_L	9 27
PM		PGOOD_CPU_S0	64
PM		PGOOD_CPU_UNCORE	64 94
PM		PGOOD_5V_1V05_3V3	64 94
PM		PGOOD_3V3_1V05	64 94
PM		PGOOD_12V_S0_G1	64
PM		PGOOD_12V_S0_G2	64
PM		9V_COMP_REF	64
PM		12V_COMP_REF	64
PM		ALL_SYS_PWRGD	64 94

SYNC MASTER=K62\_JERRY SYNC DATE=01/09/2011

PM RESETS ENABLES PGOOD CONST

Apple Inc.

DRAWING NUMBER: 051-8442 SIZE: D

REVISION: 10.1.0

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PAGE: 109 OF 110  
SHEET: 100 OF 101

FUNCTIONAL TESTPOINTS FOR MAC-1 & ICT

J4700 USB CAMERA

98 4 **EN** PP5V\_S3 **FUNC TEST+TRIP**  
 MIN\_ALLOWED\_TPS=1  
 95 44 **EN** USB\_CAMERA\_L\_P **FUNC TEST+TRIP**  
 95 44 **EN** USB\_CAMERA\_L\_N **FUNC TEST+TRIP**  
 95 44 **EN** USB\_BT\_L\_P **FUNC TEST+TRIP**  
 95 44 **EN** USB\_BT\_L\_N **FUNC TEST+TRIP**

1 PP5V\_S3\_REG Testpoint near J4700  
 1 PP3V3\_S3 TESTPOINT NEAR J4700  
 6 GROUND TESTPOINTS NEAR J4700

J4750 USB CARD READER

100 44 21 15 **EN** SD\_CARD\_RESET **FUNC TEST+TRIP**  
 1 PP3V3\_S3 Testpoint near J4750  
 2 Ground Testpoints near J4750

J4780 IR BOARD

95 44 **EN** USB\_IR\_L\_P **FUNC TEST+TRIP**  
 95 44 **EN** USB\_IR\_L\_N **FUNC TEST+TRIP**  
 95 44 **EN** PP5V\_S3\_IR\_FLT **FUNC TEST+TRIP**  
 1 GROUND TESTPOINT NEAR J4780

J4520 SATA ODD (HIGH SPEED)

46 42 **EN** SMC\_ODD\_DETECT **FUNC TEST+TRIP**  
 1 PP5V\_S0 Testpoint near J4520  
 1 GROUND TESTPOINTS NEAR J4520

J5551 ODD TEMP SENSOR

97 52 **EN** SNS\_ODD\_P **FUNC TEST+TRIP**  
 97 52 **EN** SNS\_ODD\_N **FUNC TEST+TRIP**

J5600 ODD FAN

53 **EN** FAN\_0\_PWR\_L **FUNC TEST+TRIP**  
 53 **EN** FAN\_TACH0\_L **FUNC TEST+TRIP**  
 98 53 **EN** PP12V\_S0\_FAN0\_L **FUNC TEST+TRIP**  
 53 **EN** FAN\_0\_GND **FUNC TEST+TRIP**

J5700 CPU FAN

54 **EN** FAN\_2\_PWR\_L **FUNC TEST+TRIP**  
 54 **EN** FAN\_TACH2\_L **FUNC TEST+TRIP**  
 98 54 **EN** PP12V\_S0\_FAN2\_L **FUNC TEST+TRIP**  
 54 **EN** FAN\_2\_GND **FUNC TEST+TRIP**

97 52 **EN** SNS\_AMB\_P **FUNC TEST+TRIP**  
 97 52 **EN** SNS\_AMB\_N **FUNC TEST+TRIP**

1 GROUND TESTPOINT NEAR J5700

J5601 HD FAN

53 **EN** FAN\_1\_PWR\_L **FUNC TEST+TRIP**  
 53 **EN** FAN\_TACH1\_L **FUNC TEST+TRIP**  
 98 53 **EN** PP12V\_S0\_FAN1\_L **FUNC TEST+TRIP**  
 53 **EN** FAN\_1\_GND **FUNC TEST+TRIP**

J5400 HDD TEMP SENSOR

97 51 42 **EN** HDD\_OOB\_TEMP\_FILT **FUNC TEST+TRIP**  
 1 GROUND TESTPOINTS NEAR J5400

J5560 SKIN TEMP SENSOR

97 52 44 **EN** SNS\_SKIN\_LEFT\_P **FUNC TEST+TRIP**  
 97 52 44 **EN** SNS\_SKIN\_LEFT\_N **FUNC TEST+TRIP**  
 97 52 **EN** SNS\_SKIN\_RIGHT\_P **FUNC TEST+TRIP**  
 97 52 **EN** SNS\_SKIN\_RIGHT\_N **FUNC TEST+TRIP**

J6602 AUDIO RIGHT SPEAKER

94 **EN** AUD\_SPKR\_OUTLO2R\_POU **FUNC TEST+TRIP**  
 94 **EN** AUD\_SPKR\_OUTLO2R\_NOU **FUNC TEST+TRIP**  
 94 **EN** AUD\_SPKR\_OUTLO1R\_POU **FUNC TEST+TRIP**  
 94 **EN** AUD\_SPKR\_OUTLO1R\_NOU **FUNC TEST+TRIP**

GND 17 TP'S **FUNC TEST+TRIP**  
 MIN\_ALLOWED\_TPS=17

98 6 **EN** PP3V3\_S3 2 TP'S **FUNC TEST+TRIP**  
 MIN\_ALLOWED\_TPS=2

J6603 AUDIO LEFT SPEAKER

94 **EN** AUD\_SPKR\_OUTLO2L\_POU **FUNC TEST+TRIP**  
 94 **EN** AUD\_SPKR\_OUTLO2L\_NOU **FUNC TEST+TRIP**  
 94 **EN** AUD\_SPKR\_OUTLO1L\_POU **FUNC TEST+TRIP**  
 94 **EN** AUD\_SPKR\_OUTLO1L\_NOU **FUNC TEST+TRIP**

98 6 **EN** PP5V\_S0 **FUNC TEST+TRIP**  
 MIN\_ALLOWED\_TPS=1

J6600 AUDIO AUXILIARY CONNECTOR

2 TP'S  
 98 60 **EN** PP3V3\_AUDIO\_SPDIF\_JACK **FUNC TEST+TRIP**  
 MIN\_ALLOWED\_TPS=2  
 60 **EN** AUD\_LI\_DET\_JACK **FUNC TEST+TRIP**  
 60 **EN** AUD\_LI\_R\_JACK **FUNC TEST+TRIP**  
 60 **EN** AUD\_LI\_GND\_JACK **FUNC TEST+TRIP**  
 60 **EN** AUD\_LI\_L\_JACK **FUNC TEST+TRIP**

60 **EN** HS\_MIC\_HI\_JACK **FUNC TEST+TRIP**

60 **EN** AUD\_HP\_L\_JACK **FUNC TEST+TRIP**  
 60 **EN** AUD\_HP\_GND\_JACK **FUNC TEST+TRIP**  
 60 **EN** AUD\_HP\_R\_JACK **FUNC TEST+TRIP**  
 60 **EN** AUD\_HP\_TYDEDET\_JACK **FUNC TEST+TRIP**  
 60 **EN** AUD\_IP\_PERPH\_JACK **FUNC TEST+TRIP**  
 60 **EN** AUD\_HP\_TIPDET\_JACK **FUNC TEST+TRIP**

60 **EN** AUD\_SPDIFIN\_JACK **FUNC TEST+TRIP**

4 GROUND TESTPOINTS NEAR J6600

SYNC MASTER=K62_AARON		SYNC DATE=N/A	
K60/K62 ICT/FCT			
Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		110 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		101 OF 101	
IV ALL RIGHTS RESERVED			