

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD
D	0000864396	PRODUCTION RELEASED	2010-02-24

# K84 MLB SCHEMATIC

## PROD 02/24/2010

Page	Contents	Sync
1	Table of Contents	K24_MLB 01/19/2009
2	System Block Diagram	K24_MLB 01/19/2009
3	Power Block Diagram	K24_MLB 01/19/2009
4	BOM Configuration	K24_MLB 01/19/2009
5	Revision History	K24_MLB 01/19/2009
6	Revision History	K24_MLB 01/19/2009
7	FUNC TEST	K24_MLB 02/04/2009
8	Power Aliases	K24_MLB 02/04/2009
9	SIGNAL ALIAS	K24_MLB 02/04/2009
10	CPU FSB	K24_MLB 04/06/2009
11	CPU Power & Ground	K24_MLB 04/06/2009
12	CPU Decoupling	K24_MLB 03/30/2009
13	eXtended Debug Port(MiniXDP)	K24_MLB 02/25/2009
14	MCP CPU Interface	K24_MLB 04/06/2009
15	MCP Memory Interface	K24_MLB 04/06/2009
16	MCP Memory Misc	K24_MLB 04/06/2009
17	MCP PCIe Interfaces	K24_MLB 04/06/2009
18	MCP Ethernet & Graphics	K24_MLB 04/06/2009
19	MCP PCI & LPC	K24_MLB 04/06/2009
20	MCP SATA & USB	K24_MLB 04/06/2009
21	MCP HDA & MISC	K24_MLB 03/24/2009
22	MCP Power & Ground	K24_MLB 04/06/2009
23	MCP Standard Decoupling	K24_MLB 04/06/2009
24	MCP Graphics Support	K24_MLB 04/06/2009
25	SB Misc	K24_MLB 02/15/2009
26	FSB/DDR3 Vref Margining	K24_MLB 04/06/2009
27	DDR3 SO-DIMM Connector A	K24_MLB 02/05/2009
28	DDR3 SO-DIMM Connector B	K24_MLB 02/05/2009
29	DDR3 Support	K24_MLB 04/06/2009
30	X16 WIRELESS CONNECTOR	K24_MLB 01/27/2009
31	Ethernet PHY (RTL8211CL)	K24_MLB 04/06/2009
32	Ethernet & AirPort Support	K24_MLB 04/06/2009
33	ETHERNET CONNECTOR	K24_MLB 04/06/2009
34	SATA Connectors	K24_MLB 01/19/2009
35	External USB Connectors	K24_MLB 02/05/2009


Page	Contents	Sync
36	SMC	K24_MLB 04/02/2009
37	SMC Support	K24_MLB 02/04/2009
38	LPC+SPI Debug Connector	K24_MLB 02/15/2009
39	K84 SMBUS CONNECTIONS	K24_MLB 01/19/2009
40	VOLTAGE SENSING	K24_MLB 04/06/2009
41	Current Sensing	K24_MLB 01/27/2009
42	Thermal Sensors	K24_MLB 02/04/2009
43	Fan	K24_MLB 04/06/2009
44	WELLSPRING 1	K24_MLB 03/04/2009
45	WELLSPRING 2	K24_MLB 02/25/2009
46	SMS	K24_MLB 03/04/2009
47	DEBUG SENSORS AND ADC	K19_DCLB 02/25/2009
48	SPI ROM	K24_MLB 02/15/2009
49	AUDIO: CODEC/REGULATOR	AT000 06/09/2009
50	AUDIO: LINE INPUT FILTER	AT000 06/09/2009
51	AUDIO: HEADPHONE FILTER	AT000 06/09/2009
52	AUDIO: SPEAKER AMP	AT000 06/09/2009
53	AUDIO: JACK	AT000 06/09/2009
54	AUDIO: JACK TRANSLATORS	AT000 06/09/2009
55	DC-In & Battery Connectors	K24_MLB 02/05/2009
56	PBUS Supply/Battery Charger	K24_MLB 02/05/2009
57	5V/3.3V SUPPLY	K24_MLB 02/05/2009
58	1.5V/0.75V DDR3 SUPPLY	K24_MLB 03/03/2009
59	IMVP6 CPU VCore Regulator	K24_MLB 02/15/2009
60	MCP CORE REGULATOR	K24_MLB 02/04/2009
61	CPU VTT(1.05V) SUPPLY	K24_MLB 03/24/2009
62	MISC POWER SUPPLIES	K24_MLB 02/15/2009
63	POWER SEQUENCING	K24_MLB 02/15/2009
64	POWER FETS	K24_MLB 02/15/2009
65	LVDS CONNECTOR	K24_MLB 02/15/2009
66	DISPLAYPORT SUPPORT	K24_MLB 04/06/2009
67	DisplayPort Connector	K24_MLB 04/06/2009
68	LCD Backlight Driver (MC34845)	VEN081_X191 02/09/2009
69	LCD Backlight Support	K24_MLB 04/06/2009
70	CPU/FSB Constraints	K24_MLB 04/06/2009

Page	Contents	Sync
71	Memory Constraints	K24_MLB 04/06/2009
72	MCP Constraints 1	K24_MLB 03/30/2009
73	MCP Constraints 2	K24_MLB 04/06/2009
74	Ethernet Constraints	K24_MLB 04/06/2009
75	SMC Constraints	K24_MLB 04/06/2009
76	K84 SPECIAL CONSTRAINTS	K24_MLB 01/19/2009
77	K84 RULE DEFINITIONS	K24_MLB 01/19/2009

Schematic / PCB #'s


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7982	1	SCHEM_MLB_K84	SCM	CRITICAL	
820-2567	1	PCBP_MLB_K84	PCB	CRITICAL	

DRAWING TITLE		SCHEM,MLB,K84	
Apple Inc.	DRAWING NUMBER	051-7982	SIZE D
	REVISION	D.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		1 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		1 OF 77	
IV ALL RIGHTS RESERVED			



SYNC MASTER=K24 MLB		SYNC DATE=01/19/2009	
<b>System Block Diagram</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-7982	D
		REVISION	
		D.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	2 OF 109
		SHEET	2 OF 77

# K84 POWER SYSTEM ARCHITECTURE



PAGE TITLE		
<b>Power Block Diagram</b>		
Apple Inc.	DRAWING NUMBER <b>051-7982</b>	SIZE <b>D</b>
REVISION <b>D.0.0</b>		
BRANCH		
PAGE <b>3 OF 109</b>		
SHEET <b>3 OF 77</b>		
<small>                 NOTICE OF PROPRIETARY PROPERTY:                  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:                  I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE                  II NOT TO REPRODUCE OR COPY IT                  III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART                  IV ALL RIGHTS RESERVED             </small>		

BOM Variants	
BOM NUMBER	BOM NAME
639-0035	PCBA_MLB_FOX_DDR_CONN_K84
639-0254	PCBA_MLB_MLX_DDR_CONN_K84
085-0748	K84_MLB_DEVELOPMENT_BOM
639-0554	PCBA_MLB_FOX_DDR_CONN_PVT_K84
639-0555	PCBA_MLB_MLX_DDR_CONN_PVT_K84
085-1076	K84_MLB_DEVELOPMENT_PVT

Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL_P/N LABEL_PCB_2800 X 6 MM	[EEE:BCG]	CRITICAL	EEE_BCG
826-4393	1	LBL_P/N LABEL_PCB_2800 X 6 MM	[EEE:A36]	CRITICAL	EEE_A36
826-4393	1	LBL_P/N LABEL_PCB_2800 X 6 MM	[EEE:CKR]	CRITICAL	EEE_CKR
826-4393	1	LBL_P/N LABEL_PCB_2800 X 6 MM	[EEE:CY1]	CRITICAL	EEE_CY1

BOM Groups	
BOM GROUP	BOM OPTIONS
K84_COMMON	COMMON,ALTERNATE,K84_MCP,K84_MISC,K84_DEBUG_ENG,K84_PROGPARTS
K84_COMMON_PVT	COMMON,ALTERNATE,K84_MCP,K84_MISC,K84_DEBUG_PROD,K84_PROGPARTS
K84_MCP	MCP_B03,BOOT_MODE_USER,MCPSEQ_SMC
K84_MISC	ONWIRE_PU_DP_ESD,MIKEY,LD0_NO_MEM_SENSE,IP05_HIGH_SIDE_SENSE,MCP_T_DIODE_SENSOR,MCP_SMC_DIGITEMP_YES
K84_PROGPARTS	BOOTROM_PROD_LOCK,SMC_PROD,WELLSRING_PROD
K84_DEBUG_ENG	DEVEL_BOM,SMC_DEBUG_YES,XDP
K84_DEBUG_PVT	DEVEL_BOM_PVT,SMC_DEBUG_YES,XDP_NO_VREFMGRN
K84_DEBUG_PROD	SMC_DEBUG_YES,XDP,LPCPLUS_NOT_NO_VREFMGRN
K84_DEVEL_ENG	DEVEL_ADC,XDP_CONN,LPCPLUS_VREFMGRN
K84_DEVEL_PVT	XDP_CONN,LPCPLUS

Module Parts					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
33753769	1	FOG_02071.2.2K.25K.056.85.3M_BGA_P7550	01000	CRITICAL	CPU_2_G0HZ
33880710	1	IC_SMC_MCP79_35X35MM_BGA1437_B03	01400	CRITICAL	MCP_B03
51680706	1	CONN_204P_SODIMM_SOCKET_DDR3_RAM_BGA	J3200	CRITICAL	FOX_DDR_CONN
516-0201	1	CONN_204P_SODIMM_P+0_6MM	J3100	CRITICAL	FOX_DDR_CONN
51680790	1	CONN_204P_SODIMM_SOCKET_DDR3_RAM_BOM/SC	J3200	CRITICAL	MLX_DDR_CONN
516-0213	1	CONN_204P_SODIMM_P+0_6MM_HF	J3100	CRITICAL	MLX_DDR_CONN
452-1708	4	SCR_M3_430_35X6_0_04_ND_3_BLA_M97	SCREEN1,SCREEN2,SCREEN3,SCREEN4	CRITICAL	
514-0704	1	CONN_RJ45_PLASTIC_HP_K83/K84	J3900	CRITICAL	
514-0705	2	CONN_RJ45_USB_4P_PLASTIC_HP_K83/K84	J4600,J4610	CRITICAL	
514-0706	1	CONN_RJ45_USB_4P_PLASTIC_HP_K83/K84	J9400	CRITICAL	
514-0718	1	CONN_RJ45_USB_4P_PLASTIC_HP_K83/K84	J6700	CRITICAL	
35382718	1	IC_128L88842_4K_V_MEMORY_2.78/2.8KV_T0988	07870	CRITICAL	
870-1885	4	FOG_P18_MED_NOISE-IMPROVED_K84	Z80900,Z80901,Z80902,Z80903	CRITICAL	
870-1885	3	FOG_P18_MED_NOISE-IMPROVED_K84	Z80908,Z80909,Z80911	CRITICAL	
870-1886	5	FOG_P18_TALL_NOISE-IMPROVED_K84	Z80904,Z80905,Z80906,Z80907,Z80910	CRITICAL	
870-1886	5	FOG_P18_TALL_NOISE-IMPROVED_K84	Z80912,Z80913,Z80914,Z80915,Z80919	CRITICAL	
870-1887	3	FOG_P18_THIN_NOISE-IMPROVED_K84	Z80917,Z80918,Z80916	CRITICAL	
10480033	4	RES_WF_1/4W_4.300M_54_0405_080	R6612,R6617,R6630,R6633	CRITICAL	
51880774	1	CONN_RJ45_USB_4P_PLASTIC_HP_K83/K84	J1300	CRITICAL	XDP_CONN
35382965	1	IC_M3284845_WMT_LED_WLST_CTRLR_SCHM_LLP24	09700	CRITICAL	


35382718 IS NEW INTERSIL PART FOR FIXING B4 DONGLE ISSUE  
 514-0704 IS CLOUD GREY 4/LB3 PLASTIC W/PDNI PLATING VERSION OF 514-0692 PART FOR RJ45 CONNECTOR  
 514-0705 IS CLOUD GREY 4/LB3 PLASTIC W/PDNI PLATING VERSION OF 514-0689 PART FOR USB CONNECTORS  
 514-0706 IS CLOUD GREY 4/LB3 PLASTIC W/PDNI PLATING VERSION OF 514-0691 PART FOR MINI DP CONNECTOR  
 514-0718 IS CLOUD GREY 4/LB3 PLASTIC W/PDNI PLATING VERSION OF 514-0694 PART FOR AUDIO CONNECTOR

DEVELOPMENT BOM					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-0748	1	K84_MLB_DEVELOPMENT_BOM	DEVEL	CRITICAL	DEVEL_BOM
085-1076	1	K84_MLB_DEVELOPMENT_PVT	DEVEL_PVT	CRITICAL	DEVEL_BOM_PVT

Programmable Parts					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
33880563	1	IC_SMC_MCP7117_35X35MM_TLP_HF	04900	CRITICAL	SMC_BLANK
34182485	1	IC_SMC_K84	04900	CRITICAL	SMC_PROD
33500610	1	IC_FLASH_SPT_32MBIT_3.3V_80MHZ_8-SOP	06100	CRITICAL	BOOTROM_BLANK
34182487	1	IC_PROD_MCP7117_BOOTROM_UNLOCK_K84	06100	CRITICAL	BOOTROM_PROD
34182488	1	IC_PROD_MCP7117_BOOTROM_LOCK_K84	06100	CRITICAL	BOOTROM_PROD_LOCK
33782983	1	IC_PROD_MCP7117_WELLSPRING_CTRLR_K84	05701	CRITICAL	WELLSRING_BLANK
34182491	1	IC_WELLSRING_CONTROLLER_K84	05701	CRITICAL	WELLSRING_PROD

Alternate Parts				
PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
15280693	15280778		ALL	DATE/VIDEITY, WMLAYERS AS ALTERNATE
15280796	15280685		ALL	DATE/VIDEITY AS ALTERNATE
15780058	15780055		ALL	DELTA AS ALTERNATE
1380603	1380602		ALL	MURATA AS ALTERNATE
12880093	12880218		ALL	KENET AS ALTERNATE
15280874	15280516		ALL	WMLAYERS AS ALTERNATE
15280847	15280586		ALL	WMLAYERS AS ALTERNATE
10480018	10480023		ALL	DATE/VIDEITY AS ALTERNATE

K84 BOARD STACK-UP



SYNC MASTER=K24\_MLB SYNC DATE=01/19/2009

**BOM Configuration**

Apple Inc.

DRAWING NUMBER: 051-7982  
 REVISION: D.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 4 OF 109  
 SHEET: 4 OF 77



Revision History NOTE: All page numbers are .csa, not PDF. See page 1 for .csa -> PDF mapping.

4/2/2009: RELEASE 9.3.0 (MAJOR):  
 - PAGE 4: B ADDED P\_95MM SANYO PART 128S0288 AS ALTERNATE TO 128S0271  
 - PAGE 4: B ADDED P\_95MM SANYO PART 128S0288 AS ALTERNATE TO 128S0248  
 - PAGE 4: DELETED 152S0694 ALTERNATE ENTRY FOR 152S0138 AS IT IS NOT USED  
 - PAGE 50: REPLACED J1300 WITH TWO SINGLE Q5032 & Q5033 (APN 376S0612)  
 - PAGE 50: CHANGED J1300 PURPOSES WITH TWO SINGLE Q5032 & Q5033  
 - PAGE 54: B CHANGED R5412 TO 180HM (114S0127)  
 - PAGE 71: ADDED MIN\_LINE/NECK\_WIDTH ATTRIBUTES TO 5V\_S3\_DRVL, 3V3S5\_VBST, 3V3S5\_DRVL, CHANGED THE NET NAME ADDED UNDERSCORE  
 - PAGE 75: CHANGED R7569 TO 11.3K APN 114S0319 FOR SETTING THE CORRECT OCSET AS PER DAYU  
 - PAGE 75: CHANGED R7569 TO 11.3K APN 114S0319 FOR SETTING THE CORRECT OCSET AS PER DAYU  
 - PAGE 97: CHANGED MIN\_LINE/NECK\_WIDTH ASSOCIATED WITH BPW01T\_SO\_LCDBKLT TO 0.24MM AS THAT'S THE PIN WIDTH  
 - PAGE 97: CHANGED MIN\_LINE/NECK\_WIDTH ASSOCIATED WITH GND\_LCDBKLT\_SGND TO 0.6/0.24MM  
 \*\*\*PAGES SYNCED FROM DAVID'S AUDIO\_MLB SINCE LAST RELEASE 9.2.0\*\*\*  
 - REMOVED R6725 AND =PP3V3\_S3\_AUDIO CONNECTION TO MAXI4504 ANALOG SWITCH  
 4/2/2009: RELEASE: 9.4.0 (MAJOR):  
 - PAGE 4: ADDED A 1000P CAP (C9777) ON LCDBKLT\_VIN NEAR PIN 1  
 - PAGE 97: REPLACED C9717 WITH 1000P CAP APN 132S0147 AND ADDED PLACEMENT NOTE AS PER JOHN SCHEM  
 4/2/2009: RELEASE: 9.5.0 (MAJOR):  
 - PAGE 4: REPLACED 20906, 20907 & 20910 AND Z0911 MLB MOUNTING HOLES WITH 2.7 MM DIAMETER PLATED HOLES - APN 998-1584  
 - PAGE 97: REPLACED C9717 WITH 1000P CAP APN 132S0147 AND ADDED PLACEMENT NOTE AS PER JOHN SCHEM  
 4/3/2009: RELEASE: 9.6.0 (MAJOR):  
 - PAGE 4: UNDER K84\_PROGRAMMABLES BOM GROUP, REPLACED BLANK P/N WITH PROGRAMMED P/N  
 - PAGE 8: ADDED GLOBAL DIGITAL GROUND NET WITH MIN\_LINE/NECK\_WIDTH AND VOLTAGE ATTRIBUTES  
 - PAGE 9: REPLACED R4693 AND Z0913 MLB MOUNTING HOLES WITH 2.7 MM DIAMETER PLATED HOLES - APN 998-1584  
 - PAGE 97: DELETED GND\_MIN\_LINE/NECK\_WIDTH AND VOLTAGE ATTRIBUTES FROM FAN SPANOFF  
 \*\*\*PAGES SYNCED FROM LENG'S AUDIO\_MLB SINCE LAST RELEASE 9.5.0\*\*\*  
 - REMOVED OPTIONAL STUFF AROUND RESISTORS FOR ANALOG SWITCH CONNECT AUDIO JACK SHIELD TO DIGITAL GROUND.  
 4/3/2009: RELEASE: 10.0.0 (RFA):  
 - PAGE 4: ADDED EXTRA TALL POGO PINS FOR EMI - 4 STUFFED AT THE BOTTOM, 4 UNSTUFFED ON THE TOP  
 - PAGE 4: DELETED MAKE BASE TRUE ASSOCIATED WITH CONNECTIONS  
 - PAGE 28: DELETED LOCATION OF MAKE BASE TRUE ASSOCIATED WITH 2C MIKEY  
 - PAGE 68: REFRESHED J6955 SYMBOL - APN 516S0787  
 - PAGE 78: DELETED MAKE BASE TRUE ASSOCIATED WITH ALL SYS\_PWRGD  
 - PAGE 78: DELETED SYNONYMS AS THEY ARE NOT NEEDED ANYMORE (DUE TO 0 OHMS)  
 \*\*\*PAGES SYNCED FROM LENG'S AUDIO\_MLB SINCE LAST RELEASE 9.6.0\*\*\*  
 - ADDED 1000P EMI CAP ON THE SPEAKERS CONNECTORS.  
 - CHANGED MIN\_WIDTH OF CODEC HP OUT NETS.  
 4/5/2009: RELEASE 10.1.0 (MAJOR):  
 - PAGE 4: ADDED CHGR 6258 BOM OPTION UNDER MODULE PARTS TABLE AND TO K84\_MISC BOM GROUP, THIS IS TO STUFF ISL6258 PART IN MODULE PARTS TABLE  
 - PAGE 8: ADDED ONE MORE EXTRA TALL POGO PIN AS IT IS NA TO K84  
 - PAGE 13: FIXED THE NOTE ON THE XDP PAGE - REPLACING 920-0620 ADAPTER BOARD WITH 920-0620 ADAPTER BOARD  
 - PAGE 34: RENAMED P5WLAN\_SS NET TO P3V3WLAN\_SS  
 - PAGE 46: DELETED TEXT NOTE RELATED TO R4693 & R4699 AS IT IS NA TO K84  
 - PAGE 46: MOVED THE EMI CAP TO SENSOR ALTO TO THE RIGHT SIDE TO SHOW A SEPARATE CONNECTION FOR CLARITY  
 - PAGE 69: DELETED R6961 AND R6955 TO GET RC FILTER ALSO FOR NOW, REPLACED R6961 WITH 0 OHM RESISTOR AND NOSTUFF ED C6955  
 - PAGE 70: ADDED OMIT BOM OPTION TO U7000 AS THIS PART WILL GET STUFFED WITH THE ISL6258 DEPENDING UPON PAGE 4 BOM TABLE  
 - PAGE 70: FIXED Q7001 DRAIN-SOURCE ORIENTATION  
 4/6/2009 - RELEASE 10.1.1 (MINOR):  
 \*\*\*SCHEMATIC AND BOM CLEAN-UP\*\*\*  
 - PAGE 4: DELETED CHGR 6258 AND RENAMED 6259 NO TO CHGR 6259\_NO. REPLACED CHGR\_6258 WITH CHGR\_6259\_NO IN MODULE PARTS TABLE  
 - PAGE 4: DELETED ENTRIES IN THE ALTERNATE BOM TABLE FOR THE FOLLOWING APN: 516-0213 AND 516S0705  
 - PAGE 8: DELETED =PP3V3\_S3\_AUDIO ALIAS AS IT IS NO LONGER APPLICABLE  
 - PAGE 46: DELETED MAKE BASE TRUE ASSOCIATED WITH CONNECTIONS AND DELETED LOCATION OF MAKE BASE TRUE ASSOCIATED WITH 2C MIKEY AS THEY DUPLICATE WITH FUNC\_SS ATTRIBUTE ON PAGE 7  
 - PAGE 69: RENAMED 6259\_NO/YES TO CHGR\_6259\_NO/YES  
 4/6/2009 - RELEASE 11.0.0 (OK2FAB):  
 - NO CHANGE SINCE LAST MINOR RELEASE 10.1.1  
 4/7/2009 - RELEASE 12.0.0 OK2FAB (RFA):  
 - NO CHANGE SINCE LAST RFA RELEASE 11.0.0  
 \*\*\*THIS IS A RESUBMIT AS PREVIOUS RFA DIDNT GO THROUGH\*\*\*  
 4/23/2009 - RELEASE 12.1.0 (MAJOR):  
 - PAGE 4: ADDED METAL PART ALTERNATES FOR USB AND MINI DP CONNECTORS. ALSO ADDED CORRESPONDING NOTES.  
 - PAGE 16: ADDED ALTERNATE FOR 514-0690;  
 - PAGE 51: ADDED ALTERNATE FOR 514-0688  
 - PAGE 51: ADDED ALTERNATE FOR 514-0688  
 - PAGE 99: REPLACED J3900 ETHERNET CONNECTOR WITH MORE ROBUST CONNECTOR APN 998-2511  
 - PAGE 39: REPLACED J3900 ETHERNET CONNECTOR WITH POR PLASTIC CONNECTOR APN 514-0688  
 - PAGE 46: REPLACED J4600 & J4610 USB CONNECTORS WITH POR PLASTIC CONNECTOR APN 514-0688  
 - PAGE 46: CHANGE Q7560 AND Q7565 TO SIS426 APN 376S0749 PER RDAR://6812904  
 - PAGE 75: CHANGE R7565 TO 10HM APN 113S0023 PER RDAR://6812904  
 - PAGE 75: CHANGED OVER CURRENT TRIP POINT PER RDAR://6792329 BY CHANGING R7604 FROM 8.87K TO 6.04K  
 - PAGE 94: REPLACED J9400 DP CONNECTOR WITH POR PLASTIC CONNECTOR APN 514-0688  
 - PAGE 75: CHANGED C7565 AND C7568 TO CASE\_B4\_SM PACKAGE FROM CASE\_B4\_SM DUE TO PACKAGING ERROR (SAME APN)  
 4/24/2009 - RELEASE 12.2.0 (MAJOR):  
 \*\*\*PAGES SYNCED FROM CASEY'S AUDIO\_MLB SINCE LAST RELEASE 12.1.0\*\*\*  
 - REPLACED W701 WITH C9714 AND C9715  
 - ADDED DZ 6702 AND L6706  
 - CONNECTED R6860 TO AUD\_IP\_PERPH\_DET  
 4/27/2009 - RELEASE 12.3.0 (MAJOR & WEEKLY ECO):  
 - PAGE 4: ADDED NEW BOM ENTRY 639-0254 FOR MOLEX DDR3 CONNECTOR CONFIG. ALSO EDITED 639-0213 BOM NAME TO REFLECT MOLEX DDR3 CONNECTOR CONFIG. ALSO ADDED TWO ENTRIES (J3200 AND J3100) FOR FOXCONN AND TWO FOR MOLEX UNDER MODULE PARTS TABLE  
 - PAGE 74: CHANGED C7432 TO 0.001UF AS PER RDAR://6792327  
 - PAGE 74: UNSTUFFED R7434 PER RDAR://6792327  
 - PAGE 74: CHANGED R7428 TO 0.47UF AS PER RDAR://6792327  
 - PAGE 94: CHANGED R7418 FROM 226K TO 243K TO CHANGE THE OVP POINT TO 35.3V AS PER KIRAN  
 4/28/2009: RELEASE 12.4.0 (MAJOR):  
 - PAGE 67: ADDED 0603 FERRITE PLACEHOLDERS APN 155S0367 ON RIGHT PIEZO SPEAKER FOR EMI PURPOSES - L6707 & L6708  
 4/28/2009: RELEASE 12.5.0 (MAJOR):  
 - PAGE 67: MOVED L6707 & L6708 TO J6703 (FULL RANGE SPEAKER CONNECTOR) BETWEEN CAPS AND CONNECTOR  
 4/29/2009: RELEASE 12.6.0 (MAJOR & WEEKLY ECO):  
 - PAGE 67: ADDED 0603 FERRITE PLACEHOLDERS APN 155S0367 ON RIGHT PIEZO SPEAKER FOR EMI PURPOSES - L6707 & L6708  
 - PAGE 97: CHANGED L9710 TO A BIGGER 2525 PACKAGE (LOW DCR) APN 152S0585 FOR BETTER EFFICIENCY  
 4/29/2009: RELEASE 12.7.0 (MAJOR & WEEKLY ECO):  
 - PAGE 97: CHANGED L9710 BACK TO THE ORIGINAL APN 152S0826 AS 2525 PACKAGE CAN'T FIT IN  
 5/01/2009: RELEASE 12.8.0 (MAJOR):  
 - PAGE 4: ADDED A36 EEE NUMBER FOR NEW BOM CONFIGURATION 639-0254  
 - PAGE 4: ADDED L9688 SERIES RESISTORS R6003 AND R6004 ON AVDD AND DVDD  
 - SUPPLY RAILS TO ADD CHG  
 - PAGE 60: CHANGED R6001 & R6002 TO 33 OHMS RESISTORS TO FIX UNDERSHOOT ON I2C BUS  
 05/01/2009: RELEASE 12.9.0 (MAJOR):  
 - PAGE 4: UPDATED PLASTIC PART ALTERNATES FOR USB AND MINI DP CONNECTORS. ALSO ADDED CORRESPONDING NOTES:  
 514-0690 PLASTIC ALTERNATE FOR 514-0691 METAL;  
 514-0688 PLASTIC ALTERNATE FOR 514-0689 METAL  
 - PAGE 46: REPLACED PLASTIC USB CONNECTORS WITH METAL APN 514-0689 PARTS  
 - PAGE 94: REPLACED RIGHT MINI DP CONNECTOR WITH METAL APN 514-0691 PART  
 05/04/2009: RELEASE 12.10.0 (MAJOR):  
 - PAGE 4: REMOVED SHORT POGO PIN ALTERNATE  
 - PAGE 4: REVERTING MCP TO EARLIER USE APN 338S0710  
 - PAGE 60: CHANGED U6050 INA 211 PART TO 200X GAIN INA 210 APN 353S2073  
 05/05/2009: RELEASE 12.11.0 (MAJOR & WEEKLY ECO):  
 - PAGE 4: ADDED QUANTITIES OF DIMM CONNECTOR  
 - PAGE 46: ADDED NOTES REGARDING METAL PARTS AND CAD SYMBOLS  
 - PAGE 94: ADDED NOTE REGARDING METAL PARTS SCHEMATIC AND CAD SYMBOLS  
 - THOUGH POR IS PLASTIC USB CONNECTOR PART  
 - THOUGH POR IS PLASTIC MINI DP CONNECTOR PART  
 05/08/2009: RELEASE 12.12.0 (MAJOR & WEEKLY ECO):  
 - PAGE 4: DELETED SANYO 6.00MM OSCON CAPS 128S0248 & 128S0271 FROM THE ALTERNATE TABLE (MAKING ALTERNATES AS PRIMARY)  
 - PAGE 4: TURNING ON BOM OPTION MURRATA\_C9950\_IGITEM YES OR FOR IS TO CONNECT WITH TO POGO BOMBER TO HEAD OF SMBUS 1 AND TO CONNECT  
 - PAGE 4: SMBUS TO HEAD OF SMBUS  
 - PAGE 4: CHANGED C774 AND C775 TO 2UF APN 138S0642 TO FIX ETHERNET IT HAS I2C BUS PD TO 50 PAGES, FAIL  
 - PAGE 4: CHANGED C774 AND C775 TO 2UF APN 138S0642 TO FIX ETHERNET JITTER ISSUE  
 - PAGE 4: CHANGED R5030 TO 63.4 OHMS APN 114S0102 TO INCREASE THE SIL CURRENT PER RDAR://PROBLEM/6752822  
 - RDAR://PROBLEM/6752822 TO 0 OHM APN 116S0004 PER RDAR://PROBLEM/6752822  
 - PAGE 52: CHANGED R5202, R5201 & R5202 TO 2K APN 116S0073  
 - PAGE 52: ADDED NEW ISL PART APN 5529718 AS AN ALTERNATE TO FIX B4 DONGLE  
 - PAGE 52: REPLACED C7240 & C7282 WITH 5.95MM SANYO APN 128S0288  
 - PAGE 52: REPLACED C7311 & C7345 WITH 5.95MM SANYO APN 128S0288  
 - PAGE 77: CHANGED C7771 TO 47UF APN 138S0659 TO FIX ETHERNET JITTER ISSUE  
 05/10/2009: RELEASE 12.13.0 (MAJOR & WEEKLY ECO - THRU' EMAIL):  
 - PAGE 60: CHANGED R6003 AND R6004 TO 10 OHMS 5% RESISTOR VALUES RDAR://PROBLEM/683803  
 05/11/2009: RELEASE 12.14.0 (MAJOR & WEEKLY ECO - THRU' EMAIL):  
 - PAGE 57: CHANGED R5714 TO 165 OHMS APN 114S0141 AS PER RDAR://PROBLEM/683803  
 - PAGE 72: CHANGED C7282, C7291 & C7292 BACK TO ORIGINAL APN 128S0271  
 05/20/2009: AGILE RELEASE PROTO 2 OK2FAB 13.0.0 (FAB):  
 - FINAL PROTO 2 OK2FAB RELEASE  
 - UPDATED PAGE BORDERS TO NEW E4 DSIZO STANDARDS  
 05/22/2009: AGILE RELEASE PROTO 2 OK2FAB 14.0.0 (FAB):  
 \*\*\*BETRY\*\*\*  
 - FINAL PROTO 2 OK2FAB RELEASE  
 - UPDATED PAGE BORDERS TO NEW E4 DSIZO STANDARDS  
 06/09/2009: RELEASE 14.1.0 (MAJOR):  
 - PAGE 4: REMOVING CHGR 6259 NO BOM OPTION AS ISL 6259 IS NOT FOR 085-1076 FOR INITIAL RAMP  
 - ISSUE  
 - PAGE 8: REPLACED ALL MEDIUM POGO PINS WITH APN 870-1794 (2 MM) AND Z50916-Z50918 WITH THINBC APN 870-1820 (4 MM) ONES  
 - PAGE 49: ADDED R5922 10 OHMS SERIES R ON VDD SUPPLY TO FIX SMS NOISE ISSUE  
 - PAGE 67: CHANGED R6704 TO A THREE PIN CONNECTOR 188S0520  
 - PAGE 70: REPLACED R6955 SYMBOL WITH R6955 PART CONNECTOR  
 - PAGE 70: REMOVED CHGR 6259 YES/NO BOM ATTRIBUTES AS ISL 6259 IS NOT FOR WITH SW SHORTS - XW7000  
 - PAGE 70: REPLACING R7052 & R7054 CHGR 6259 NO BOM OPTION COMPONENTS  
 - PAGE 70: REMOVED R7050 CHGR 6259 YES COMPONENT AS IT IS NOT NEEDED  
 - PAGE 94: STUFFED C9485 AND CHANGED IT TO 22UF (APN 138S0654) CHANGED (APN 138S0654) TO FIX B4 DONGLE ISSUE  
 \*\*\*PAGES SYNCED FROM CASEY HARDY'S AUDIO\_MLB SINCE LAST RELEASE 14.0.0\*\*\*  
 - ADDED R6862 PULL-UP RESISTOR TO PERPH\_DETECT  
 06/10/2009: RELEASE 14.2.0 (MAJOR):  
 - PAGE 4: ADDED APN 138S0661 LOW NOISE MURATA CAPS AS ALTERNATE FOR C9715 & C9716 TO FIX LCD BKLT AUDIBLE NOISE ISSUE  
 - PAGE 4: ADDED LUP CAPS ON SMS\_X\_AXIS, SMS\_Y\_AXIS & SMS\_Z\_AXIS  
 - PAGE 40: FIX NOISE ISSUE  
 - PAGE 40: CHANGED R7780 TO 25.5K APN 114S0354 & R7781 TO 80.6K APN 114S0402 AS PER DAYU  
 06/11/2009: RELEASE 14.3.0 (MAJOR):  
 - PAGE 49: CHANGED SMS NOISE FILTERING CAPS C4950-C4952 TO 0.47UF APN (SKIP PIN) AND POWER RAIL AND R7783 BETWEEN PIN 4 AND GND. MAKE SURE NOT TO STUFF FOR NOW. THIS IS AS PER DAYU TO FIX ETHERNET JITTER ISSUE  
 06/11/2009: RELEASE 14.4.0 (MAJOR):  
 - PAGE 49: REPLACED C4950-C4952 WITH 1UF APN 138S0640 CAPS  
 - PAGE 78: DISCONNECTED P1V05\_05\_PGOOD FROM PIN 3 OF U7840 AND CONNECTED IT TO PIN 1 (RSMRST\_PWRGD) TO FIX LEAKAGE ISSUE  
 06/12/2009: RELEASE 14.5.0 (MAJOR):  
 - PAGE 9: ADDED ONE MORE EXTRA TALL POGO PIN AS PER EMC RECOMMENDATION  
 - Z50920  
 - PAGE 78: ADDED 0 OHM BOM OPTION R7895 BETWEEN 1V05\_S5\_PGOOD AND RSMRST\_PWRGD FOR DEBUG PURPOSES  
 06/22/2009: RELEASE 14.6.0 (MAJOR):  
 - PAGE 4: ADDED CPU APN 337S3769 AS ALTERNATE TO 337S3704  
 - PAGE 50: CHANGED R5030 TO 48.7 OHMS APN 114S0091 (SIL CURRENT TO 12MA)  
 - PAGE 97: ADDED CRITICAL ATTRIBUTE TO C9715 & C9716  
 - PAGE 97: CHANGED R9710 TO 7.68K APN 114S0304 (LCD BKLT CURRENT TO 20MA)  
 06/25/2009: RELEASE 14.7.0 (MAJOR):  
 - PAGE 70: DELETED OMIT BOM OPTION FROM U7000 AS ISL6259 HAVE BEEN REMOVED  
 07/17/2009: AGILE EVT OK2FAB RELEASE 15.0.0 (FAB):  
 - NO CHANGES SINCE LAST MAJOR 14.7.0. THIS IS FINAL EVT FAB RELEASE  
 07/21/2009: RELEASE 15.1.0 (MAJOR):  
 - PAGE 4: DELETED MIKEY\_LOAD\_DET\_BOM FROM THE TABLE UNDER K84\_MISC CATEGORY AS PER CASEY  
 - PAGE 4: UPDATED ALTERNATES FOR MINI DP AND USB CONNECTORS WITH PG2 AND PG3 AND PG4 AND PG5 AND PG6 AND PG7 AND PG8 AND PG9 AND PG10 AND PG11 AND PG12 AND PG13 AND PG14 AND PG15 AND PG16 AND PG17 AND PG18 AND PG19 AND PG20 AND PG21 AND PG22 AND PG23 AND PG24 AND PG25 AND PG26 AND PG27 AND PG28 AND PG29 AND PG30 AND PG31 AND PG32 AND PG33 AND PG34 AND PG35 AND PG36 AND PG37 AND PG38 AND PG39 AND PG40 AND PG41 AND PG42 AND PG43 AND PG44 AND PG45 AND PG46 AND PG47 AND PG48 AND PG49 AND PG50 AND PG51 AND PG52 AND PG53 AND PG54 AND PG55 AND PG56 AND PG57 AND PG58 AND PG59 AND PG60 AND PG61 AND PG62 AND PG63 AND PG64 AND PG65 AND PG66 AND PG67 AND PG68 AND PG69 AND PG70 AND PG71 AND PG72 AND PG73 AND PG74 AND PG75 AND PG76 AND PG77 AND PG78 AND PG79 AND PG80 AND PG81 AND PG82 AND PG83 AND PG84 AND PG85 AND PG86 AND PG87 AND PG88 AND PG89 AND PG90 AND PG91 AND PG92 AND PG93 AND PG94 AND PG95 AND PG96 AND PG97 AND PG98 AND PG99 AND PG100 AND PG101 AND PG102 AND PG103 AND PG104 AND PG105 AND PG106 AND PG107 AND PG108 AND PG109 AND PG110 AND PG111 AND PG112 AND PG113 AND PG114 AND PG115 AND PG116 AND PG117 AND PG118 AND PG119 AND PG120 AND PG121 AND PG122 AND PG123 AND PG124 AND PG125 AND PG126 AND PG127 AND PG128 AND PG129 AND PG130 AND PG131 AND PG132 AND PG133 AND PG134 AND PG135 AND PG136 AND PG137 AND PG138 AND PG139 AND PG140 AND PG141 AND PG142 AND PG143 AND PG144 AND PG145 AND PG146 AND PG147 AND PG148 AND PG149 AND PG150 AND PG151 AND PG152 AND PG153 AND PG154 AND PG155 AND PG156 AND PG157 AND PG158 AND PG159 AND PG160 AND PG161 AND PG162 AND PG163 AND PG164 AND PG165 AND PG166 AND PG167 AND PG168 AND PG169 AND PG170 AND PG171 AND PG172 AND PG173 AND PG174 AND PG175 AND PG176 AND PG177 AND PG178 AND PG179 AND PG180 AND PG181 AND PG182 AND PG183 AND PG184 AND PG185 AND PG186 AND PG187 AND PG188 AND PG189 AND PG190 AND PG191 AND PG192 AND PG193 AND PG194 AND PG195 AND PG196 AND PG197 AND PG198 AND PG199 AND PG200 AND PG201 AND PG202 AND PG203 AND PG204 AND PG205 AND PG206 AND PG207 AND PG208 AND PG209 AND PG210 AND PG211 AND PG212 AND PG213 AND PG214 AND PG215 AND PG216 AND PG217 AND PG218 AND PG219 AND PG220 AND PG221 AND PG222 AND PG223 AND PG224 AND PG225 AND PG226 AND PG227 AND PG228 AND PG229 AND PG230 AND PG231 AND PG232 AND PG233 AND PG234 AND PG235 AND PG236 AND PG237 AND PG238 AND PG239 AND PG240 AND PG241 AND PG242 AND PG243 AND PG244 AND PG245 AND PG246 AND PG247 AND PG248 AND PG249 AND PG250 AND PG251 AND PG252 AND PG253 AND PG254 AND PG255 AND PG256 AND PG257 AND PG258 AND PG259 AND PG260 AND PG261 AND PG262 AND PG263 AND PG264 AND PG265 AND PG266 AND PG267 AND PG268 AND PG269 AND PG270 AND PG271 AND PG272 AND PG273 AND PG274 AND PG275 AND PG276 AND PG277 AND PG278 AND PG279 AND PG280 AND PG281 AND PG282 AND PG283 AND PG284 AND PG285 AND PG286 AND PG287 AND PG288 AND PG289 AND PG290 AND PG291 AND PG292 AND PG293 AND PG294 AND PG295 AND PG296 AND PG297 AND PG298 AND PG299 AND PG300 AND PG301 AND PG302 AND PG303 AND PG304 AND PG305 AND PG306 AND PG307 AND PG308 AND PG309 AND PG310 AND PG311 AND PG312 AND PG313 AND PG314 AND PG315 AND PG316 AND PG317 AND PG318 AND PG319 AND PG320 AND PG321 AND PG322 AND PG323 AND PG324 AND PG325 AND PG326 AND PG327 AND PG328 AND PG329 AND PG330 AND PG331 AND PG332 AND PG333 AND PG334 AND PG335 AND PG336 AND PG337 AND PG338 AND PG339 AND PG340 AND PG341 AND PG342 AND PG343 AND PG344 AND PG345 AND PG346 AND PG347 AND PG348 AND PG349 AND PG350 AND PG351 AND PG352 AND PG353 AND PG354 AND PG355 AND PG356 AND PG357 AND PG358 AND PG359 AND PG360 AND PG361 AND PG362 AND PG363 AND PG364 AND PG365 AND PG366 AND PG367 AND PG368 AND PG369 AND PG370 AND PG371 AND PG372 AND PG373 AND PG374 AND PG375 AND PG376 AND PG377 AND PG378 AND PG379 AND PG380 AND PG381 AND PG382 AND PG383 AND PG384 AND PG385 AND PG386 AND PG387 AND PG388 AND PG389 AND PG390 AND PG391 AND PG392 AND PG393 AND PG394 AND PG395 AND PG396 AND PG397 AND PG398 AND PG399 AND PG400 AND PG401 AND PG402 AND PG403 AND PG404 AND PG405 AND PG406 AND PG407 AND PG408 AND PG409 AND PG410 AND PG411 AND PG412 AND PG413 AND PG414 AND PG415 AND PG416 AND PG417 AND PG418 AND PG419 AND PG420 AND PG421 AND PG422 AND PG423 AND PG424 AND PG425 AND PG426 AND PG427 AND PG428 AND PG429 AND PG430 AND PG431 AND PG432 AND PG433 AND PG434 AND PG435 AND PG436 AND PG437 AND PG438 AND PG439 AND PG440 AND PG441 AND PG442 AND PG443 AND PG444 AND PG445 AND PG446 AND PG447 AND PG448 AND PG449 AND PG450 AND PG451 AND PG452 AND PG453 AND PG454 AND PG455 AND PG456 AND PG457 AND PG458 AND PG459 AND PG460 AND PG461 AND PG462 AND PG463 AND PG464 AND PG465 AND PG466 AND PG467 AND PG468 AND PG469 AND PG470 AND PG471 AND PG472 AND PG473 AND PG474 AND PG475 AND PG476 AND PG477 AND PG478 AND PG479 AND PG480 AND PG481 AND PG482 AND PG483 AND PG484 AND PG485 AND PG486 AND PG487 AND PG488 AND PG489 AND PG490 AND PG491 AND PG492 AND PG493 AND PG494 AND PG495 AND PG496 AND PG497 AND PG498 AND PG499 AND PG500 AND PG501 AND PG502 AND PG503 AND PG504 AND PG505 AND PG506 AND PG507 AND PG508 AND PG509 AND PG510 AND PG511 AND PG512 AND PG513 AND PG514 AND PG515 AND PG516 AND PG517 AND PG518 AND PG519 AND PG520 AND PG521 AND PG522 AND PG523 AND PG524 AND PG525 AND PG526 AND PG527 AND PG528 AND PG529 AND PG530 AND PG531 AND PG532 AND PG533 AND PG534 AND PG535 AND PG536 AND PG537 AND PG538 AND PG539 AND PG540 AND PG541 AND PG542 AND PG543 AND PG544 AND PG545 AND PG546 AND PG547 AND PG548 AND PG549 AND PG550 AND PG551 AND PG552 AND PG553 AND PG554 AND PG555 AND PG556 AND PG557 AND PG558 AND PG559 AND PG560 AND PG561 AND PG562 AND PG563 AND PG564 AND PG565 AND PG566 AND PG567 AND PG568 AND PG569 AND PG570 AND PG571 AND PG572 AND PG573 AND PG574 AND PG575 AND PG576 AND PG577 AND PG578 AND PG579 AND PG580 AND PG581 AND PG582 AND PG583 AND PG584 AND PG585 AND PG586 AND PG587 AND PG588 AND PG589 AND PG590 AND PG591 AND PG592 AND PG593 AND PG594 AND PG595 AND PG596 AND PG597 AND PG598 AND PG599 AND PG600 AND PG601 AND PG602 AND PG603 AND PG604 AND PG605 AND PG606 AND PG607 AND PG608 AND PG609 AND PG610 AND PG611 AND PG612 AND PG613 AND PG614 AND PG615 AND PG616 AND PG617 AND PG618 AND PG619 AND PG620 AND PG621 AND PG622 AND PG623 AND PG624 AND PG625 AND PG626 AND PG627 AND PG628 AND PG629 AND PG630 AND PG631 AND PG632 AND PG633 AND PG634 AND PG635 AND PG636 AND PG637 AND PG638 AND PG639 AND PG640 AND PG641 AND PG642 AND PG643 AND PG644 AND PG645 AND PG646 AND PG647 AND PG648 AND PG649 AND PG650 AND PG651 AND PG652 AND PG653 AND PG654 AND PG655 AND PG656 AND PG657 AND PG658 AND PG659 AND PG660 AND PG661 AND PG662 AND PG663 AND PG664 AND PG665 AND PG666 AND PG667 AND PG668 AND PG669 AND PG670 AND PG671 AND PG672 AND PG673 AND PG674 AND PG675 AND PG676 AND PG677 AND PG678 AND PG679 AND PG680 AND PG681 AND PG682 AND PG683 AND PG684 AND PG685 AND PG686 AND PG687 AND PG688 AND PG689 AND PG690 AND PG691 AND PG692 AND PG693 AND PG694 AND PG695 AND PG696 AND PG697 AND PG698 AND PG699 AND PG700 AND PG701 AND PG702 AND PG703 AND PG704 AND PG705 AND PG706 AND PG707 AND PG708 AND PG709 AND PG710 AND PG711 AND PG712 AND PG713 AND PG714 AND PG715 AND PG716 AND PG717 AND PG718 AND PG719 AND PG720 AND PG721 AND PG722 AND PG723 AND PG724 AND PG725 AND PG726 AND PG727 AND PG728 AND PG729 AND PG730 AND PG731 AND PG732 AND PG733 AND PG734 AND PG735 AND PG736 AND PG737 AND PG738 AND PG739 AND PG740 AND PG741 AND PG742 AND PG743 AND PG744 AND PG745 AND PG746 AND PG747 AND PG748 AND PG749 AND PG750 AND PG751 AND PG752 AND PG753 AND PG754 AND PG755 AND PG756 AND PG757 AND PG758 AND PG759 AND PG760 AND PG761 AND PG762 AND PG763 AND PG764 AND PG765 AND PG766 AND PG767 AND PG768 AND PG769 AND PG770 AND PG771 AND PG772 AND PG773 AND PG774 AND PG775 AND PG776 AND PG777 AND PG778 AND PG779 AND PG780 AND PG781 AND PG782 AND PG783 AND PG784 AND PG785 AND PG786 AND PG787 AND PG788 AND PG789 AND PG790 AND PG791 AND PG792 AND PG793 AND PG794 AND PG795 AND PG796 AND PG797 AND PG798 AND PG799 AND PG800 AND PG801 AND PG802 AND PG803 AND PG804 AND PG805 AND PG806 AND PG807 AND PG808 AND PG809 AND PG810 AND PG811 AND PG812 AND PG813 AND PG814 AND PG815 AND PG816 AND PG817 AND PG818 AND PG819 AND PG820 AND PG821 AND PG822 AND PG823 AND PG824 AND PG825 AND PG826 AND PG827 AND PG828 AND PG829 AND PG830 AND PG831 AND PG832 AND PG833 AND PG834 AND PG835 AND PG836 AND PG837 AND PG838 AND PG839 AND PG840 AND PG841 AND PG842 AND PG843 AND PG844 AND PG845 AND PG846 AND PG847 AND PG848 AND PG849 AND PG850 AND PG851 AND PG852 AND PG853 AND PG854 AND PG855 AND PG856 AND PG857 AND PG858 AND PG859 AND PG860 AND PG861 AND PG862 AND PG863 AND PG864 AND PG865 AND PG866 AND PG867 AND PG868 AND PG869 AND PG870 AND PG871 AND PG872 AND PG873 AND PG874 AND PG875 AND PG876 AND PG877 AND PG878 AND PG879 AND PG880 AND PG881 AND PG882 AND PG883 AND PG884 AND PG885 AND PG886 AND PG887 AND PG888 AND PG889 AND PG890 AND PG891 AND PG892 AND PG893 AND PG894 AND PG895 AND PG896 AND PG897 AND PG898 AND PG899 AND PG900 AND PG901 AND PG902 AND PG903 AND PG904 AND PG905 AND PG906 AND PG907 AND PG908 AND PG909 AND PG910 AND PG911 AND PG912 AND PG913 AND PG914 AND PG915 AND PG916 AND PG917 AND PG918 AND PG919 AND PG920 AND PG921 AND PG922 AND PG923 AND PG924 AND PG925 AND PG926 AND PG927 AND PG928 AND PG929 AND PG930 AND PG931 AND PG932 AND PG933 AND PG934 AND PG935 AND PG936 AND PG937 AND PG938 AND PG939 AND PG940 AND PG941 AND PG942 AND PG943 AND PG944 AND PG945 AND PG946 AND PG947 AND PG948 AND PG949 AND PG950 AND PG951 AND PG952 AND PG953 AND PG954 AND PG955 AND PG956 AND PG957 AND PG958 AND PG959 AND PG960 AND PG961 AND PG962 AND PG963 AND PG964 AND PG965 AND PG966 AND PG967 AND PG968 AND PG969 AND PG970 AND PG971 AND PG972 AND PG973 AND PG974 AND PG975 AND PG976 AND PG977 AND PG978 AND PG979 AND PG980 AND PG981 AND PG982 AND PG983 AND PG984 AND PG985 AND PG986 AND PG987 AND PG988 AND PG989 AND PG990 AND PG991 AND PG992 AND PG993 AND PG994 AND PG995 AND PG996 AND PG997 AND PG998 AND PG999 AND PG1000  
 07/27/2009: RELEASE 15.2.0 (MAJOR):  
 - PAGE 4: DELETED LOW NOISE MURRATA CAP ENTRY FROM THE ALTERNATES TABLE  
 - PAGE 49: CHANGED SMS NOISE FILTERING CAPS C4950-C4952 TO 0.47UF APN 132S0178 TO FIX THE SMART TEST FAILURE  
 - PAGE 70: DISCONNECTED PM\_SLEEP FROM PIN 4 (VREF) AS IT WAS INCORRECTLY CONNECTED THEREBY CAUSING HIGHER SLEEP/SHUTDOWN POWER  
 - PAGE 97: NOSTUFFED C9716 AND CHANGED C9715 TO APN 138S0661 AS POR IS TO HAVE SINGLE CAP LOW NOISE MURRATA CAP SOLUTION AS PER ACOUSTICS ENGINEER  
 08/05/2009: RELEASE 15.3.0 (MAJOR):  
 - PAGE 4: ADDED APN 138S0606 (TAIYO-YUDEN) AS AN ALTERNATE FOR APN 138S0602  
 - PAGE 4: ADDED MINI PLATED AUDIO CONNECTOR W/ CHAMFER APN 514-0718 AS AN ALTERNATE FOR 5700 APN 514-0694  
 - PAGE 4: ADDED MINI PLATED AUDIO CONNECTOR W/O CHAMFER APN 998-2622 AS AN ALTERNATE FOR 5700 APN 514-0694  
 - PAGE 4: ADDED MINI PLATED RJ45 CONNECTOR APN 998-2621 AS AN ALTERNATE FOR 3390 APN 514-0704  
 - PAGE 4: ADDED GOLD PLATED MINI DP CONNECTOR APN 998-2626 AS AN ALTERNATE FOR 3940 APN 514-0691  
 - PAGE 4: ADDED GOLD PLATED USB CONNECTOR APN 998-2624 AS AN ALTERNATE FOR 14500/14610 APN 514-0689  
 - PAGE 4: ADDED LOW NOISE POGO PINS 870-1885 (MEDIUM), 870-1886 (TALL), AND 870-1887 (SHORT) AS ALTERNATES  
 - PAGE 49: CHANGED C4950, C4951, C4952 TO APN:132S0111 (CAP\_0402\_0.033UF, 10% TOLERANCE) AS THESE WOULD BE USED TO ACHIEVE CUT-OFF FREQUENCY OF 146KHZ FOR SMS AS PER THE VENDOR) AND FILTER THE NOISE TOO AS ABOVE  
 - PAGE 53: ADDED NOSTUFF BOM OPTION ATTRIBUTE TO C5923-C5925 AS STATED  
 - ABOVE ALSO ADDED THE NOTE ACCORDINGLY  
 - PAGE 70: CHANGED R7010 FROM 10 OHM TO 0 OHM, 5%, APN:116S0010 TO FIX SLOW CHARGING ISSUE - PER DAYU  
 - PAGE 70: CHANGED R7010 FROM 0.1UF TO 1UF, 10%, APN:138S0640 TO FIX SLOW CHARGING ISSUE, PER DAYU  
 08/27/2009: AGILE PDFC OK2FAB RELEASE 16.0.0 (FAB):  
 - FINAL PDFC (PRE EVT) RELEASE  
 - PAGE 97: REFRESHED THE SYMBOL OF C9715 TO 4.7UF APN 138S0661

# Functional Test Points

## FAN CONNECTORS FUNC\_TEST

889	TRUE	PP5VRT S0	7 8
890	TRUE	FAN_RT_PWM	43
891	TRUE	FAN_RT_TACH	43
(NEED TO ADD 1 GND TP)			

## MIC FUNC\_TEST

892	TRUE	BI_MIC_LO	53 54
893	TRUE	BI_MIC_HI	53 54
894	TRUE	BI_MIC_SHIELD	53 54

## SPEAKER FUNC\_TEST

895	TRUE	SPKRAMP_L_N_OUT	52 53
896	TRUE	SPKRAMP_L_P_OUT	52 53
897	TRUE	SPKRAMP_R_N_OUT	52 53
898	TRUE	SPKRAMP_R_P_OUT	52 53
899	TRUE	SPKRAMP_SUB_N_OUT	52 53
900	TRUE	SPKRAMP_SUB_P_OUT	52 53

## LVDS FUNC\_TEST

901	TRUE	PP3V3_LCDVDD_SW_F	7 65 (NEED 2 TP)
902	TRUE	PP3V3_S0_LCD_F	65
903	TRUE	PPVOUT_S0_LCDBKLT	7 47 65 68 (NEED 2 TP)
904	TRUE	LVDS_IG_DDC_CLK	18 65
905	TRUE	LVDS_IG_DDC_DATA	18 65
906	TRUE	LVDS_IG_A_DATA_N<0>	18 65 72
907	TRUE	LVDS_IG_A_DATA_P<0>	18 65 72
908	TRUE	LVDS_IG_A_DATA_N<1>	18 65 72
909	TRUE	LVDS_IG_A_DATA_P<1>	18 65 72
910	TRUE	LVDS_IG_A_DATA_N<2>	18 65 72
911	TRUE	LVDS_IG_A_DATA_P<2>	18 65 72
912	TRUE	LVDS_IG_A_CLK_F_N	65 72
913	TRUE	LVDS_IG_A_CLK_F_P	65 72
914	TRUE	LED_RETURN_1	65 68
915	TRUE	LED_RETURN_2	65 68
916	TRUE	LED_RETURN_3	65 68
917	TRUE	LED_RETURN_4	65 68
918	TRUE	LED_RETURN_5	65 68
919	TRUE	LED_RETURN_6	65 68
920	TRUE	PP5V_S3_CAMERA_F	7 65
921	TRUE	USB_CAMERA_CONN_P	65 73
922	TRUE	USB_CAMERA_CONN_N	65 73
(NEED TO ADD 5 GND TP)			

## SATA ODD CONN FUNC\_TEST

923	TRUE	PP5V_SW_ODD	(NEED 2 TP) 7 34 47
924	TRUE	SMC_ODD_DETECT	34 36
925	TRUE	SATA_ODD_D2R_C_P	34 72
926	TRUE	SATA_ODD_D2R_C_N	34 72
927	TRUE	SATA_ODD_R2D_P	34 72
928	TRUE	SATA_ODD_R2D_N	34 72
(NEED TO ADD 2 GND TP)			

## SATA HDD/SIL FUNC\_TEST

929	TRUE	PP5V_S0_HDD_FLT	(NEED 2 TP) 7 34
930	TRUE	SATA_HDD_R2D_P	34 72
931	TRUE	SATA_HDD_R2D_N	34 72
932	TRUE	SATA_HDD_D2R_C_P	34 72
933	TRUE	SATA_HDD_D2R_C_N	34 72
934	TRUE	SYS_LED_ANODE_R	34
(NEED TO ADD 3 GND TP)			

## BATT POWER CONN FUNC\_TEST

935	TRUE	SMBUS_SMC_BSA_SCL	39 75
936	TRUE	SMBUS_SMC_BSA_SDA	39 75
937	TRUE	SYS_DETECT_L	55
938	TRUE	BATT_POS_F	55 56
(NEED TO ADD 2 GND TP) (NEED 2 TP)			

## HALL EFFECT CONNECTOR FUNC\_TEST

939	TRUE	PP3V42_G3H	7 8
940	TRUE	SMC_LID_R	55

## X16 WIRELESS CONN FUNC\_TEST

941	TRUE	PP3V3_S3_BT_F	30
942	TRUE	CONN_PCIE_MINI_D2R_P	30 72
943	TRUE	CONN_PCIE_MINI_D2R_N	30 72
944	TRUE	CONN_PCIE_MINI_R2D_P	30 72
945	TRUE	CONN_PCIE_MINI_R2D_N	30 72
946	TRUE	PCIE_CLK100M_MINI_CONN_P	30 72
947	TRUE	PCIE_CLK100M_MINI_CONN_N	30 72
948	TRUE	PP3V3_WLAN	7 30 (NEED 2 TP)
949	TRUE	PCIE_WAKE_L	17 30
950	TRUE	CONN_USB2_BT_P	30 73
951	TRUE	CONN_USB2_BT_N	30 73
952	TRUE	MINI_CLKREQ_O_L	30
953	TRUE	MINI_RESET_CONN_L	30
(NEED TO ADD 2 GND TP)			

## IPD\_FLEX\_CONN FUNC\_TEST

954	TRUE	PP3V3_S3_LDO	7 45
955	TRUE	PP18V5_S3	7 45
956	TRUE	Z2_CS_L	44 45
957	TRUE	Z2_DEBUG3	44 45
958	TRUE	Z2_MOSI	44 45
959	TRUE	Z2_MISO	44 45
960	TRUE	Z2_SCLK	44 45
961	TRUE	Z2_BOOST_EN	45
962	TRUE	Z2_HOST_INTN	44 45
963	TRUE	Z2_CLKIN	44 45
964	TRUE	Z2_KEY_ACT_L	44 45
965	TRUE	Z2_RESET	44 45
966	TRUE	PSOC_MISO	44 45
967	TRUE	PSOC_MOSI	44 45
968	TRUE	PSOC_SCLK	44 45
969	TRUE	SMBUS_SMC_A_S3_SDA	39 75
970	TRUE	SMBUS_SMC_A_S3_SCL	39 75
971	TRUE	PSOC_F_CS_L	44 45
972	TRUE	PICKB_L	44 45
(NEED TO ADD 2 GND TP)			

## KEYBOARD CONN FUNC\_TEST

973	TRUE	PP3V3_S3	7 8
974	TRUE	PP3V42_G3H	7 8
975	TRUE	WS_KBD1	44
976	TRUE	WS_KBD2	44
977	TRUE	WS_KBD3	44
978	TRUE	WS_KBD4	44
979	TRUE	WS_KBD5	44
980	TRUE	WS_KBD6	44
981	TRUE	WS_KBD7	44
982	TRUE	WS_KBD8	44
983	TRUE	WS_KBD9	44
984	TRUE	WS_KBD10	44
985	TRUE	WS_KBD11	44
986	TRUE	WS_KBD12	44
987	TRUE	WS_KBD13	44
988	TRUE	WS_KBD14	44
989	TRUE	WS_KBD15_CAP	44
990	TRUE	WS_KBD16_NUM	44
991	TRUE	WS_KBD17	44
992	TRUE	WS_KBD18	44
993	TRUE	WS_KBD19	44
994	TRUE	WS_KBD20	44
995	TRUE	WS_KBD21	44
996	TRUE	WS_KBD22	44
997	TRUE	WS_KBD23	44
998	TRUE	WS_KBD_ONOFF_L	44
999	TRUE	WS_LEFT_SHIFT_KBD	44
1000	TRUE	WS_LEFT_OPTION_KBD	44
1001	TRUE	WS_CONTROL_KBD	44
(NEED TO ADD 1 GND TP)			

## POWER NETS FUNC\_TEST


1002	TRUE	PPVCORE_S0_CPU	8
1003	TRUE	PPVCORE_S0_MCP	8
1004	TRUE	PP0V75_S0	8
1005	TRUE	PP1V05_S0	8
1006	TRUE	PP1V5_S0	8
1007	TRUE	PP1V8_S0	8
1008	TRUE	PP5VLT_S0	8
1009	TRUE	PP5VRT_S0	7 8
1010	TRUE	PP3V3_S0	8
1011	TRUE	PP1V5_S3	8
1012	TRUE	PP3V3_S3	7 8
1013	TRUE	PP5V_S3	8
1014	TRUE	PP1V1R1V05_S5	8
1015	TRUE	PP3V3_S5	8
1016	TRUE	PP3V42_G3H	7 8
1017	TRUE	PPBUS_G3H	8
1018	TRUE	PP3V3_ENET_PHY	8
1019	TRUE	PP1V2R1V05_ENET	8
1020	TRUE	PP3V3_G3_RTC	21 22 25
1021	TRUE	PP3V3_WLAN	7 30
1022	TRUE	PP5V_SW_ODD	7 34 47
1023	TRUE	PP5V_S0_HDD_FLT	7 34
1024	TRUE	PP3V3_S5_AVREF_SMC	36 37
1025	TRUE	PP18V5_S3	7 45
1026	TRUE	PP3V3_S3_LDO	7 45
1027	TRUE	PP3V3_LCDVDD_SW_F	7 65
1028	TRUE	PPVOUT_S0_LCDBKLT	7 47 65 68
1029	TRUE	PP4V5_AUDIO_ANALOG	49
1030	TRUE	SMC_PM_G2_EN	36 57 63
1031	TRUE	PM_SLP_S4_L	21 36 37 63
1032	TRUE	PM_SLP_S3_L	21 32 36 63 67
1033	TRUE	PP5V_S3_CAMERA_F	7 65
(NEED TO ADD 1 GND TP)			

## DC POWER CONN FUNC\_TEST


1034	TRUE	PP18V5_DCIN_FUSE	(NEED 2 TP) 55
1035	TRUE	ADAPTER_SENSE	55
(NEED TO ADD 2 GND TP)			

SYNC MASTER=K24_MLB		SYNC DATE=02/04/2009	
PAGE TITLE			
<b>FUNC TEST</b>			
Apple Inc.		DRAWING NUMBER	051-7982
Apple Inc.		REVISION	D.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		7 OF 109	
SHEET		7 OF 77	


"S0,S0M" RAILS




"ENET" RAILS




PEX & SATA AVDD/DVDD aliases





"S3" RAILS



"S5" RAILS



"G3H" RAILS



SYNC MASTER=K24 MLB SYNC DATE=02/04/2009

Power Aliases

Apple Inc.

051-7982 D


REVISION D.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


8 OF 109

8 OF 77

HEATSINK STANDOFFS



FAN STANDOFF




MLB MOUNTING (TO C. BRACKET) SCREW HOLES




MLB MOUNTING (TO TOPCASE) SCREW HOLES




LVDS CONNECTOR HOLE




EMI IO MEDIUM POGO PINS (870-1794)



EMI TALL POGO PINS (870-1698)



EMI THINBC POGO PINS (870-1820)



PCI-E ALIASES

Table of PCI-E aliases including UNUSED GPU LANES, UNUSED EXPRESS CARD LANE, and UNUSED FIREWIRE LANE.

USB ALIASES

Table of USB aliases including UNUSED USB PORTS.

DACS ALIASES

Table of DACS aliases including UNUSED CRT & TV-OUT INTERFACE.


LVDS ALIASES

Table of LVDS aliases.


MISC MCP79 ALIASES

Table of miscellaneous MCP79 aliases.

LAN ALIASES




DP HOTPLUG PULL-DOWN



SO-DIMM ALIASES

Table of SO-DIMM aliases including UNUSED ADDRESS PINS.

ETHERNET ALIASES



CPU FSB FREQUENCY STRAPS

Table for CPU FSB frequency straps showing BSEL values and FSB MHz.


SMC ALIASES

Table of SMC aliases.

CPU VCORE ALIASES


Table of CPU Vcore aliases.

Metadata block containing SYNC MASTER=K24 MLB, SYNC DATE=02/04/2009, SIGNAL ALIAS, Apple Inc. logo, and revision information (051-7982, D.0.0).



SYNC FROM T18  
CHANGE CPU FROM SOCKET TO BGA SYMBOL

PAGE TITLE		DRAWING NUMBER		SIZE
CPU FSB		051-7982		D
Apple Inc.		REVISION		D.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		10 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		10 OF 77
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				





SYNC FROM T18  
 CHANGE CPU FROM SOCKET TO BGA SYMBOL

Current numbers from Merom for Santa Rosa EMTS, doc #20905.

SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
CPU Power & Ground			
Apple Inc.		DRAWING NUMBER	SIZE
		051-7982	D
		REVISION	
		D.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	11 OF 109
		SHEET	11 OF 77


CPU VCore HF and Bulk Decoupling

4X 330UF, 20X 22UF 0805




VCCA (CPU AVdd) DECOUPLING

1x 10uF, 1x 0.01uF



VCCP (CPU I/O) DECOUPLING


1x 330uF, 6x 0.1uF 0402



SYNC FROM T18  
 REMOVE NO STUFF CAPS C1220 TO C1231  
 REMOVE C1244 & C1245  
 CHANGE C1240-C1243 AND C1260 FROM 128S0241(9 MILLI-OHM) TO 128S0231(6 MILLI-OHM)


SYNC MASTER=K24 MLB		SYNC DATE=03/30/2009	
CPU Decoupling			
DRAWING NUMBER		SIZE	
051-7982		D	
REVISION		BRANCH	
D.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
12 OF 109		12 OF 77	





Current numbers from email Poonacha Koonetira provided 11/30/2007 4:04pm (no official document numbers).

SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
PAGE TITLE			
<b>MCP CPU Interface</b>		DRAWING NUMBER	SIZE
Apple Inc.		051-7982	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		D.0.0	
		PAGE	
		14 OF 109	
		SHEET	
		14 OF 77	



SYNC MASTER=K24\_MLB SYNC DATE=04/06/2009

PAGE TITLE: MCP Memory Interface


Apple Inc.

DRAWING NUMBER: 051-7982 SIZE: D

REVISION: D.0.0


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE III NOT TO REPRODUCE OR COPY IT IV ALL RIGHTS RESERVED

PAGE: 15 OF 109 SHEET: 15 OF 77



SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
<b>MCP Memory Misc</b>			
Apple Inc.		DRAWING NUMBER	051-7982
		REVISION	D.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	16 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	16 OF 77
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


Current numbers from email Poonacha.Kongetira provided 11/30/2007 4:04pm (no official document number).




PCI EXPRESS

OMIT  
U1400  
MCP799-TOPO-B  
BGA  
(5 OF 11)

If PE0 interface is not used, ground DVDD0\_PEX and AVDD0\_PEX.  
If PE1 interface is not used, ground DVDD1\_PEX and AVDD1\_PEX.



SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
MCP PCIe Interfaces			
Apple Inc.		DRAWING NUMBER 051-7982	SIZE D
		REVISION D.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 17 OF 109	SHEET 17 OF 77



Network Interface Select

Interface	ENET_TXD<0>
RGMII	1
MII	0

NOTE: All Apple products set strap to MII, RGMII products will enable feature via software. This avoids a leakage issue since MCP79 requires a 85 pull-up.

RGB DAC Disable: \_\_\_\_\_  
 Okay to float all RGB\_DAC signals.  
 DDC\_CLK0/DDC\_DATA0 pull-ups still required.

TV DAC Disable: \_\_\_\_\_  
 Okay to float all TV\_DAC signals.  
 Okay to float XTALIN\_TV and XTALOUT\_TV.  
 DDC\_CLK0/DDC\_DATA0 pull-ups still required.

Interface Mode

MCP Signal	TMDS/HDMI	DisplayPort
=MCP_HDMI_TXC_P/N	TMDS_IG_TXC_P/N	DP_IG_ML_P/N<3>
=MCP_HDMI_TXD_P/N<0>	TMDS_IG_TXD_P/N<0>	DP_IG_ML_P/N<2>
=MCP_HDMI_TXD_P/N<1>	TMDS_IG_TXD_P/N<1>	DP_IG_ML_P/N<1>
=MCP_HDMI_TXD_P/N<2>	TMDS_IG_TXD_P/N<2>	DP_IG_ML_P/N<0>
=MCP_HDMI_DDC_CLK	TMDS_IG_DDC_CLK	DP_IG_DDC_CLK
=MCP_HDMI_DDC_DATA	TMDS_IG_DDC_DATA	DP_IG_DDC_DATA
=MCP_HDMI_HPD	TMDS_IG_HPD	DP_IG_HPD
DP_IG_AUX_CH_P/N	TP_DP_IG_AUX_CH_P/N	DP_IG_AUX_CH_P/N

NOTE: 1M pull-down required on DP\_IG\_CA\_DET if DP not used.  
 NOTE: 20k pull-down required on DP\_HPD\_DET.  
 NOTE: 1k pull-down required on DP\_IG\_AUX\_CH\_N if DP is used.  
 NOTE: HDMI port requires level-shifting. IFP interface can be used to provide HDMI or dual-channel TMDS without level-shifters.

LVDS: Power +VDD\_IPFX at 1.8V  
 Dual-channel TMDS: Power +VDD\_IPFX at 3.3V

GPIOs 57-59 (if LCD panel is used):  
 In MCP79 these pins have undocumented internal pull-ups (~10k to 3.3V S0). To ensure pins are low by default, pull-downs (1K or stronger) must be used.

=DVI\_HPD\_GMIX\_INT:  
 Alias to DVI\_HPD for systems using IFP for DVI.  
 Alias to GMIX\_INT for systems with GMIX.  
 Alias to HPLUG\_DET2 for other systems.  
 Pull-down (20k) required in all cases.

SYNC MASTER=K24 MLB SYNC DATE=04/06/2009

MCP Ethernet & Graphics

Apple Inc.


DRAWING NUMBER: 051-7982 SIZE: D

REVISION: D.0.0


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 I NOT TO REPRODUCE OR COPY IT  
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 18 OF 109 SHEET: 18 OF 77

Current numbers from email Poonacha.Kongetira provided 11/30/2007 4:04pm (no official document number).




SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
<b>MCP PCI &amp; LPC</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-7982	D
		REVISION	
		BRANCH	
		PAGE	19 OF 109
		SHEET	19 OF 77



If all SATA\_Ax & Bx pins are not used, ground DVDD0\_SATA and AVDD0\_SATA.  
 If all SATA\_Cx pins are not used, ground DVDD1\_SATA and AVDD1\_SATA.

SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
PAGE TITLE			
<b>MCP SATA &amp; USB</b>			
		DRAWING NUMBER	051-7982
		REVISION	D.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	20 OF 109
		SHEET	20 OF 77

Current numbers from email Poonacha.Kongetira provided 11/30/2007 4:04pm (no official document number).



BIOS Boot Select

I/F	HDA_SDOUT	LPC_FRAME#
LPC	0	0
PCI	0	1
SPI0	1	0
SPI1	1	1

SPI0 = SPI\_CS0\_L, SPI1 = SPI\_CS1\_L  
 R1961 and R2160 selects SPI0 ROM by default. LPC+ debug card pulls LPC\_FRAME# high for SPI1 ROM override.  
 NOTE: MCP79 does not support FMW, only LPC ROMs. So Apple designs will not use LPC for BootROM override.  
 NOTE: MCP79 rev A01 does not support SPI1 option. Rev B01 will.

BUF\_SIO\_CLK Frequency

Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0



SPI Frequency Select

Frequency	SPI_DO	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

NOTE: Straps not provided on this page.

HDA Output Caps

For EMI Reduction on HDA interface



SYNC MASTER=K24\_MLB SYNC DATE=03/24/2009

**MCP HDA & MISC**

Apple Inc.


DRAWING NUMBER: 051-7982 SIZE: D

REVISION: D.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED


PAGE: 21 OF 109  
 SHEET: 21 OF 77

Current numbers from email Poonacha.Kongetira provided 11/30/2007 4:04pm (no official document number).





Current numbers from email Poonacha Koogetira provided 11/30/2007 4:04pm (no official document number).

SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
PAGE TITLE			
<b>MCP Power &amp; Ground</b>			
		DRAWING NUMBER	051-7982
		REVISION	D.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		22 OF 109	
SHEET		22 OF 77	



Current numbers from email Poonacha.Kongetira provided 11/30/2007 4:04pm (no official document number).

SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
<b>MCP Standard Decoupling</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-7982	D
		REVISION	
		PAGE	25 OF 109
		SHEET	23 OF 77




SYNC FROM T18  
 REMOVE MCP 27MHZ CRYSTAL CRICUIT SINCE NOT SUPPORTING TV-OUT  
 REMOVE DAC TERMINATIONS R2665,C2665 AND R2670 TO R2672  
 NOSTUFF PP3V3\_S0\_MCP\_DAC RAIL COMPONENTS (L2650 AND C2650)  
 CHANGE C2651 TO R2651 TO GND PP3V3\_S0\_MCP\_DAC  
 REMOVE HDCP ROMS


SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
MCP Graphics Support			
Apple Inc.		DRAWING NUMBER	SIZE
		051-7982	D
		REVISION	
		D.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		26 OF 109	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		24 OF 77	

Platform Reset Connections


LPC Reset (Unbuffered)




PCIE Reset (Unbuffered)




Reset Button




RTC Crystal



MCP 25MHz Crystal



MCP S0 PWRGD & CPU\_VLD



MCPSEQ\_SMC represents MCP79 'MLB' power sequencing connections, but results in MCP79 ROMSIP sequence happening after CPU powers up.  
 MCPSEQ\_MIX is cross between MLB and internal power sequencing, which results in earlier ROMSIP and MCP PSB I/O interface initialization.  
 SMC 98ms delay from ALL\_SYS\_PWRGD to IMVP\_VR\_ON plus IMVP6 delay for VR\_PWRGD\_DELAY should guarantee CPU\_VLD does not go high before CPUVDD\_EN (which is 40-100ms after PS\_PWRGD assertion).  
 NOTE: If CPU\_VLD deasserts during S0 MCP79 will take system to S5 immediately.

SYNC FROM T18  
 CHANGE RESET BUTTON TO RESET PADS  
 REMOVE UNUSED PCIE RESET SIGNALS  
 REMOVE R2824 AND NET PCI\_CLK33M\_SLOT\_A  
 CHANGE RTC COIN CELL TO LDO & SUPERCAP  
 ALIAS MEM\_VTT\_EN TO =DDRVTT\_EN  
 CHANGE Y2810 AND U2850 TO SMALLER PARTS

SYNC MASTER=K24 MLB		SYNC DATE=02/15/2009	
PAGE TITLE SB Misc			
DRAWING NUMBER 051-7982		SIZE D	
REVISION D.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 28 OF 109		SHEET 25 OF 77	

Page Notes


Power aliases required by this page:  
 - =PP3V3\_S3\_VREFMRGN  
 - =PP3V3\_S5\_VREFMRGN  
 - =PPVTT\_S3\_DDR\_BUF

Signal aliases required by this page:  
 - =I2C\_VREFDAC5\_SCL  
 - =I2C\_VREFDAC5\_SDA  
 - =I2C\_PCA9557D\_SCL  
 - =I2C\_PCA9557D\_SDA

BOM options provided by this page:  
 VREFMRGN  
 NO\_VREFMRGN

	MEM A VREF DQ		MEM A VREF CA		MEM B VREF DQ		MEM B VREF CA		CPU FSB VREF
DAC channel	A	B	A	B	A	B	A	C	
Min DAC code	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x55	
Max DAC code	0x87	0x87	0x87	0x87	0x87	0x87	0x87	0x55	
Max sink I	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-0.91 mA	
Max source I	5 mA	5 mA	5 mA	5 mA	5 mA	5 mA	5 mA	0.52 mA	
Nominal Vref	0.75 V	0.75 V	0.75 V	0.75 V	0.75 V	0.75 V	0.75 V	0.70 V	
Min Vref	0.375 V	0.375 V	0.375 V	0.375 V	0.375 V	0.375 V	0.375 V	0.091 V	
Max Vref	1.250 V	1.250 V	1.250 V	1.250 V	1.250 V	1.250 V	1.250 V	1.044 V	
Vref Stepping (per DAC LSB)	6.5 mV	6.5 mV	6.5 mV	6.5 mV	6.5 mV	6.5 mV	6.5 mV	11.2 mV	

SO-DIMM A and SO-DIMM B Vref settings should be margined separately (i.e. not simultaneously) due to current limitation of TPS51116 regulator.



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES_MTL FILM,0.5%,0402,SM,LF	R2903	CRITICAL	NO_VREFMRGN
116S0004	1	RES_MTL FILM,0.5%,0402,SM,LF	R2905	CRITICAL	NO_VREFMRGN
116S0004	1	RES_MTL FILM,0.5%,0402,SM,LF	R2909	CRITICAL	NO_VREFMRGN
116S0004	1	RES_MTL FILM,0.5%,0402,SM,LF	R2911	CRITICAL	NO_VREFMRGN

SYNC MASTER=K24 MLB SYNC DATE=04/06/2009

FSB/DDR3 Vref Margining

Apple Inc.

051-7982 D

REVISION D.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

29 OF 109

26 OF 77


Page Notes

Power aliases required by this page:  
 - PPIV5\_S3\_MEM\_A  
 - PPIV5\_S3\_MEM\_B  
 - PPIV5\_S3\_MEM\_VTT\_A  
 - PPIV5\_S3\_MEM\_VTT\_B  
 - PPIV5\_S3\_MEM\_A (2.5 - 3.3V)

Signal aliases required by this page:  
 - I2C\_SODIMM\_SCL  
 - I2C\_SODIMM\_SDA

SDM options provided by this page:  
 (NONE)

DDR3 DECOUPLING AND GROUND RETURN CAPS (CONNECTOR SIDE)



"Factory" (top) slot


SYNC MASTER=K24 MLB		SYNC DATE=02/05/2009	
<b>DDR3 SO-DIMM Connector A</b>			
Apple Inc.		DRAWING NUMBER 051-7982	SIZE D
		REVISION D.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 31 OF 109	SHEET 27 OF 77

516-0201  
 SPD ADDR=0xA0 (WR) / 0xA1 (RD)


Page Notes

Power aliases required by this page:  
 - \*PP1V5\_S0\_MEM\_B  
 - \*PP1V5\_S1\_MEM\_B  
 - \*PP0V75\_S0\_MEM\_VTT\_B  
 - \*PP0V75\_S1\_MEM\_VTT\_B  
 - \*PP0V75\_S0\_MEM\_B (2.5 - 3.3V)  
 Signal aliases required by this page:  
 - \*I2C\_S0D3MMB\_SCL  
 - \*I2C\_S0D3MMB\_SDA  
 DIM options provided by this page:  
 (NONE)

DDR3 DECOUPLING AND GROUND RETURN CAPS (CONNECTOR SIDE)




DDR3 GROUND RETURN CAPS (MCP SIDE)




"Expansion" (bottom) slot

SYNC MASTER=K24_MLB		SYNC DATE=02/05/2009	
PAGE TITLE			
DDR3 SO-DIMM Connector B			
Apple Inc.		DRAWING NUMBER	051-7982
		REVISION	D.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		32 OF 109	
SHEET		28 OF 77	



SYNC MASTER=K24_MLB		SYNC DATE=04/06/2009	
<b>DDR3 Support</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-7982	D
		REVISION	
		D.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	33 OF 109
		SHEET	29 OF 77



3V S3 WLAN FET


MOSET	TCP8102
CHANNEL	P-TYPE
RDS (OH)	20-30 MOHM @2.5V
LOADING	0.727 A (RDP)

AIRPORT

BLUETOOTH

RC VALUE IS CHOSEN TO MEET THE 100 MS DELAY REQUIREMENT BETWEEN 3.3 WLAN POWER GETTING STABLE AND AIRPORT CARD COMING OUT OF RESET

SYNC MASTER=K24 MLB		SYNC DATE=01/27/2009	
X16 WIRELESS CONNECTOR			
Apple Inc.		DRAWING NUMBER	051-7982
		REVISION	D.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	34 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	30 OF 77
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




Configuration Settings:  
 PHYAD = 01 (PHY Address 00001)  
 AN[1:0] = 11 (Full auto-negotiation)  
 RXDLY = 0 (RXCLK transitions with data)  
 TXDLY = 0 (No TXCLK Delay)

SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
Ethernet PHY (RTL8211CL)			
Apple Inc.		DRAWING NUMBER	051-7982
		REVISION	D.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	37 OF 109
		SHEET	31 OF 77

### WLAN Enable Generation


\*WLAN\* = (\*S3\* && \*AP\_PWR\_EN\* && (\*AC\* || \*S0\*))

NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP\_PWR\_EN signal.




### 3.3V ENET FET

@ 2.5V Vgs:  
 Rds(on) = 90mOhm max  
 I(max) = 1.7A (85C)



MOBILE:  
 Recommend aliasing PM\_SLP\_RMGT\_L and P3V3\_ENET\_EN. Nets separated on ARB for alternate power options.


### 1.05V ENET FET



Non-ARB:  
 Recommend aliasing PM\_SLP\_RMGT\_L and P1V05\_ENET\_EN. Nets separated on ARB for alternate power options.

### RTL8211 25MHz Clock

NOTE: MCP79 can provide 25MHz clock, but clock runs whenever RMTT rails are powered.  
 Designs must ensure PHY is powered whenever RMTT rails are, or use separate crystal.



SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
Ethernet & AirPort Support			
Apple Inc.		DRAWING NUMBER	SIZE
		051-7982	D
		REVISION	
		D.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	38 OF 109
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	32 OF 77
IV ALL RIGHTS RESERVED			

8 7 6 5 4 3 2 1

D

D

C


C

B

B

A

A




SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
<b>ETHERNET CONNECTOR</b>			
Apple Inc.		DRAWING NUMBER	051-7982
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	D.0.0
		PAGE	39 OF 109
		SHEET	33 OF 77


8 7 6 5 4 3 2 1

### ODD Power Control


NOTE: 3.3V must be S0 if 5V is S3 or S5 to ensure the drive is unpowered in S3/S5.




### SATA ODD



### SIL




### SATA HDD



SYNC MASTER=K24 MLB		SYNC DATE=01/19/2009	
<b>SATA Connectors</b>			
Apple Inc.		DRAWING NUMBER	051-7982
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	D.0.0
		PAGE	45 OF 109
		SHEET	34 OF 77


POR IS PLASTIC USB CONNECTOR PARTS BUT METAL PART'S SCHEMATIC AND CAD SYMBOLS HAVE BEEN USED AS ITS LAND PATTERN CAN ACCOMODATE BOTH TYPES

Port Power Switch




We can remove C4690 later if the output cap of the 5V\_S5 regulator is close enough.


USB PORT A (FRONT PORT)



USB/SMC Debug Mux



USB PORT B (BACK PORT)



SYNC MASTER=K24 MLB		SYNC DATE=02/05/2009	
External USB Connectors			
Apple Inc.		DRAWING NUMBER	051-7982
		REVISION	D.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	46 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	35 OF 77
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



NOTE: Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

D



C

B

A




PLACEMENT\_NOTE=PLACE C4950 CLOSE TO U4900 PIN M10  
 PLACEMENT\_NOTE=PLACE C4951 CLOSE TO U4900 PIN N9  
 PLACEMENT\_NOTE=PLACE C4952 CLOSE TO U4900 PIN K10




NOTE: SMC Interrupt can be active high or low, rename net accordingly.  
 If SMC interrupt is not used, pull up to SMC rail.

SYNC MASTER=K24_MLB		SYNC DATE=04/02/2009	
<b>SMC</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-7982	D
		REVISION	
		D.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
I NOT TO REPRODUCE OR COPY IT			
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
I NOT TO REPRODUCE OR PUBLISH IT IN WHOLE OR PART			
PAGE		SHEET	
49 OF 109		36 OF 77	




SMC AVREF Supply




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
35381381	35381912		ALL	ISL6002-31, INTERSIL


System (Sleep) LED Circuit





MCP\_SAFE\_MODE SIGNAL TO SUPPORT ROM FAILURE OVERRIDE






SMC Crystal Circuit



Debug Power 'Button'



SMC PSB to 3.3V Level Shifting



SYNC MASTER=K24 MLB SYNC DATE=02/04/2009

SMC Support

Apple Inc.

051-7982


REVISION D.0.0

50 OF 109



37 OF 77

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

### LPC+SPI Connector



### Alternate SPI ROM Support




SYNC MASTER=K24 MLB		SYNC DATE=02/15/2009	
LPC+SPI Debug Connector			
Apple Inc.		DRAWING NUMBER	051-7982
		REVISION	D.0.0
NOTICE OF PROPRIETARY PROPERTY:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE 51 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET 38 OF 77	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


D

D


MCP79 SMBUS "0" CONNECTIONS



SMC "0" SMBus Connections




SMC "A" SMBus Connections




C

C


SMC "Battery A" SMBus Connections




SMC "B" SMBus Connections



MCP79 SMBUS "1" CONNECTIONS



SMC "Management" SMBus Connections



SMC "B" SMBUS SIGNALS ALSO GET CONNECTED TO MCP SMBUS 1 CONNECTIONS(SEE LEFT SIDE)

B

B


A

A


MCP SMBUS1 ACTS AS SLAVE DEVICE FOR MCPSMC DIGITEMP\_YES STUFFED

SYNC MASTER=K24 MLB		SYNC DATE=01/19/2009	
<b>K84 SMBUS CONNECTIONS</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-7982	D
		REVISION	
		D.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		52 OF 109	
		SHEET	
		39 OF 77	


CPU Voltage Sense / Filter



MCP Voltage Sense / Filter




PBUS VOLTAGE SENSE ENABLE & FILTER



D  
C  
B  
A


D  
C  
B  
A

SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
<b>VOLTAGE SENSING</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-7982	D
		REVISION	
		D.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	53 OF 109
		SHEET	40 OF 77




SYNC MASTER=K24 MLB		SYNC DATE=01/27/2009	
PAGE TITLE <b>Current Sensing</b>			
DRAWING NUMBER 051-7982		SIZE D	
REVISION D.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 54 OF 109		SHEET 41 OF 77	


### CPU T-Diode Thermal Sensor



### MCP T-Diode Thermal Sensor




SYNC MASTER=K24 MLB		SYNC DATE=02/04/2009	
PAGE TITLE <b>Thermal Sensors</b>			
DRAWING NUMBER 051-7982		SIZE D	
REVISION D.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 55 OF 109		SHEET 42 OF 77	



SYNC_MASTER=K24_MLB		SYNC_DATE=04/06/2009	
PAGE TITLE <b>Fan</b>			
DRAWING NUMBER 051-7982		SIZE D	
REVISION D.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 56 OF 109		SHEET 43 OF 77	


PSOC USB CONTROLLER




U5701 CHIP DECOUPLING  
 PLACE C5701, C5702 & C5703 CLOSE TO U5701 VDD PIN 22  
 PLACE C5704, C5705 & C5706 CLOSE TO U5701 VDD PIN 49

IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TM6102	V+	100A	2.55 OHM	0.255 V	0.255E-6 W
3V3 LDO	VDD	800A MAX	10 OHM	0.204 V	16.32E-6 W
	VOUT	600A MAX	0.2 OHM	0.6 V	36E-3 W
PSOC	VDD	800A (TYP)	1.5 OHM	0.012 V	0.72E-3 W
		1400A (MAX)		0.021 V	94E-6 W
1.8V BOOSTER	V18	400A (MAX)	4.7 OHM	0.0188 V	75.2E-6 W


KEYBOARD CONNECTOR



ISOLATION CIRCUIT




TPAD BUTTONS DISABLE



PLACE THESE COMPONENTS CLOSE TO J5800  
 THIS ASSUMES THERE'S A PP3V42\_G3H FULL UP ON MLB

THE TPAD BUTTONS WILL BE DISABLE  
 WHEN THE LID IS CLOSED  
 LID OPEN => SMC\_LID\_LC < 3.42V  
 LID CLOSE => SMC\_LID\_LC < 0.50V

SMC\_MANUAL\_RESET LOGIC



Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
31180406	31180447		ALL	REP PART AS ALTERNATE

SYNC MASTER=K24 MLB SYNC DATE=03/04/2009

**WELLSPRING 1**

Apple Inc.

DRAWING NUMBER: 051-7982 SIZE: D


REVISION: D.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED


PAGE: 57 OF 109 SHEET: 44 OF 77

BOOSTER +18.5VDC FOR SENSORS


- BOOSTER DESIGN CONSIDERATION:
- POWER CONSUMPTION
  - DROOP LINE REGULATION
  - RIPPLE TO MEET ERS
  - 100-300 KHZ CLEAN SPECTRUM
  - STARTUP TIME LESS THAN 2MS
  - R5812,R5813,C5818 MODIFIED



IPD FLEX CONNECTOR




3V3 LDO FOR IPD




SYNC MASTER=K24 MLB		SYNC DATE=02/25/2009	
PAGE TITLE <b>WELLSPRING 2</b>			
DRAWING NUMBER 051-7982		SIZE D	
REVISION D.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 58 OF 109		SHEET 45 OF 77	

Analog SMS

R5921 PULLS UP SEL PINS TO ENTER STANDBY MODE WHEN PIN IS NOT BEING DRIVEN BY SMC




Desired orientation when placed on board top-side:



Front of system ↓

Circle indicates pin 1 location when placed in correct orientation

PAGE TITLE <b>SMS</b>		
Apple Inc.	DRAWING NUMBER 051-7982	SIZE D
	REVISION D.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
PAGE 59 OF 109		SHEET 46 OF 77



SYNC MASTER=K19 IMLB		SYNC DATE=02/25/2009	
<b>DEBUG SENSORS AND ADC</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE III NOT TO REPRODUCE OR COPY IT IV ALL RIGHTS RESERVED		051-7982	D
		REVISION	
		60 OF 109	
		47 OF 77	

D

D

C


C

B

B

A

A




MCP79 SPI Frequency Select


Frequency	SPI_MOSI	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

25MHz is selected with R5190 and R5191  
 Any of the 4 frequencies can be selected  
 with R6190, R6191, R5190 and R5191

SYNC MASTER=K24 MLB		SYNC DATE=02/15/2009	
<b>SPI ROM</b>			
		DRAWING NUMBER	SIZE
		051-7982	D
		REVISION	
		D.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	61 OF 109
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	48 OF 77
IV ALL RIGHTS RESERVED			



4.5V POWER SUPPLY FOR CODEC  
APPLE P/N 353S2456




NOTES ON CODEC I/O  
DIFF FSINPUT= 2.45VRMS  
SE FSINPUT= 1.22VRMS  
DAC1 FSOUTPUT= 1.34VRMS  
DAC2/3 FSOUTPUTDIFF= 2.67VRMS  
DAC2/3 FSOUTPUTSE= 1.34VRMS

PAGE TITLE		SYNC DATE=06/09/2009	
<b>AUDIO: CODEC/REGULATOR</b>			
Apple Inc.		DRAWING NUMBER	051-7982
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	D.0.0
		PAGE	62 OF 109
		SHEET	49 OF 77

### LINE INPUT VOLTAGE DIVIDER

CODEC RIN = 20K OHMS  
 NET RIN = 10.36K OHMS (INCLUDING PULL-DOWNS AT ANALOG SWITCH COM PINS)  
 FC\_HP = 3.6 HZ  
 FC\_LP = 43KHZ  
 VIN = 2VRMS, CODEC VIN = 1.14 VRMS



PAGE TITLE <b>AUDIO: LINE INPUT FILTER</b>		
	DRAWING NUMBER 051-7982	SIZE D
	REVISION D.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
PAGE 63 OF 109		SHEET 50 OF 77

D

D

C

C



B

B


A

A

ZOBEL NETWORK & 1ST ORDER DAC FILTER PLACEHOLDER



MAX9724 GAIN/FILTER COMPONENTS  
 $AV_{PB} = -1V/V$ ,  $FC_{LPF} = 35.2KHZ$



SYNC MASTER=AUDIO		SYNC DATE=06/09/2009	
PAGE TITLE <b>AUDIO: HEADPHONE FILTER</b>			
DRAWING NUMBER 051-7982		SIZE D	
REVISION D.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 65 OF 109		SHEET 51 OF 77	


DYNAMIC (SUB) AND PIEZO (SATELLITE) SPKR AMPLIFIERS

SATELLITE HPF FC = 775 HZ  
 SUB 80 HZ < HPF FC < 132 HZ  
 SUB GAIN 6DB (2V/V)  
 SAT GAIN 5.6DB (1.91V/V)

ALIAS OF PP5V\_S3\_REG, MIN\_LINE\_WIDTH=0.60MM, MIN\_NECK\_WIDTH=0.20MM

52 = PP5V\_S3\_AUDIO\_AMP


APN: 353S2630



ALIAS OF PP5V\_S3\_REG, MIN\_LINE\_WIDTH=0.60MM, MIN\_NECK\_WIDTH=0.20MM

52 = PP5V\_S3\_AUDIO\_AMP


APN: 353S2621



ALIAS OF PP5V\_S3\_REG, MIN\_LINE\_WIDTH=0.60MM, MIN\_NECK\_WIDTH=0.20MM

52 = PP5V\_S3\_AUDIO\_AMP





APN: 353S2630



SYNC MASTER=AUDIO SYNC DATE=06/09/2009

PAGE TITLE		DRAWING NUMBER		SIZE
AUDIO: SPEAKER AMP		051-7982		D
Apple Inc.		REVISION		D.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		66 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		52 OF 77
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				

AUDIO JACK: LI/LO/HP CONNECTOR, SPDIF TX



SYNC MASTER=AUDIO		SYNC DATE=06/09/2009	
PAGE TITLE			
<b>AUDIO: JACK</b>			
Apple Inc.	DRAWING NUMBER	051-7982	SIZE
	REVISION	D.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		67 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		53 OF 77	
IV ALL RIGHTS RESERVED			


CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	OX02 (2)	OX02 (2)	OX09 (9,A)	GPIO_0 AND GPIO_1	OX09 (A)
LINE IN	OX05 (5)	OX05 (5)	OX0C (12)	GPIO_0 AND GPIO_1	OX09 (A) AND UI ELEMENT
SATELLITES	OX04 (4)	OX04 (4)	OX0B (11)	GPIO_3	N/A
SUB	OX03 (3)	OX03 (03)	OX0A (10)	GPIO_3	N/A
SPDIF OUT	N/A	OX08 (8)	OX10 (16)	N/A	OX0D (B)


CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF/ENABLE	DET ASSIGNMENT
BUILT-IN MIC	OX06 (6)	OX0D (13,B,RIGHT)	OX0D (804)	N/A
HEADSET MIC	OX06 (6)	OX0D (13,V22,B,LEFT)	MCP79 GPIO_38	MCP79 GPIO_17 (PERIPH DETECT) MCP79 GPIO_4 (LOAD DETECT)


PORT A DETECT (HEADPHONES)      PORT B DETECT (SPDIF DELEGATE)



EXTRACTION NOTIFICATION CKT




MIKEY MIC LOAD DET CKT




OUTPUT HIGH WHEN MIC BIAS LOADED  
OUTPUT LOW WHEN MIC BIAS UNLOADED

PORT B LEFT (HEADSET MIC)  
HP=80HZ, LP=8.82KHZ







PORT B RIGHT (BUILT-IN MIC)




SYNC MASTER=AUDIO	SYNC DATE=06/09/2009
PAGE TITLE <b>AUDIO: JACK TRANSLATORS</b>	
Apple Inc.	DRAWING NUMBER 051-7982
REVISION D.0.0	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE 68 OF 109	SHEET 54 OF 77

MagSafe DC Power Jack




SYNC MASTER=K24 MLB		SYNC DATE=02/05/2009	
DC-In & Battery Connectors			
Apple Inc.		DRAWING NUMBER	051-7982
		REVISION	D.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	69 OF 109
		SHEET	55 OF 77

# PBUS SUPPLY / BATTERY CHARGER




PWM FREQ. = 400 kHz  
MAX CURRENT = 7A  
(??? limited)

## AMON PULLDOWN LOGIC



## BATTERY CHARGE LIMITING FETS




SYNC MASTER=K24 MLB		SYNC DATE=02/05/2009	
PAGE TITLE <b>PBUS Supply/Battery Charger</b>			
Apple Inc.		DRAWING NUMBER 051-7982	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION D.0.0	BRANCH
		PAGE 70 OF 109	SHEET 56 OF 77

# 5V S3 / 3.3V S5 POWER SUPPLY

$$VOUT = (2 * RA / RB) + 2$$

$$VOUT = (2 * RC / RD) + 2$$



PWM FREQ. = 300 KHZ  
MAX CURRENT = 10A


PWM FREQ. = 375 KHZ  
MAX CURRENT = 4A

SEPARATED MASTER PGOOD FOR BOTH 5V AND 3V3.

PAGE TITLE		
5V/3.3V SUPPLY		
Apple Inc.	DRAWING NUMBER	051-7982
	REVISION	D.0.0
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	BRANCH	
II NOT TO REPRODUCE OR COPY IT	PAGE	72 OF 109
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	SHEET	57 OF 77
IV ALL RIGHTS RESERVED		

# 1.5V/0.75V (DDR3) POWER SUPPLY


$$V_{OUT} = 0.75V * (1 + R_A / R_B)$$



MAX CURRENT = 13A  
PWM FREQ. = 400 KHZ

STATE	PM_SLP_S4_L	PM_SLP_S3_L	PP1V5_S3	PP0V75_S0
S0	HIGH	HIGH	1.5V	0.75V
S3	HIGH	LOW	1.5V	0.0V
S5/G3HOT	LOW	LOW	0.0V	0.0V

PAGE TITLE 1.5V/0.75V DDR3 SUPPLY		
Apple Inc.	DRAWING NUMBER 051-7982	SIZE D
	REVISION D.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
BRANCH	PAGE 73 OF 109	SHEET 58 OF 77



NOTE 1: C7432, C7433 = 27.4 OHM FOR VALIDATING CPU ONLY.

R1100/R1101 \*\*ON THE CPU PAGE\*\* PROTECT THE IMVP6 IF THE CPU IS NOT INSTALLED


# IMVP6 CPU VCore REGULATOR

Signal	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6_PHASE1	1.5 MM	0.25 MM
IMVP6_BOOT1	0.25 MM	0.25 MM
IMVP6_UGATE1	1.5 MM	0.25 MM
IMVP6_LGATE1	1.5 MM	0.25 MM
IMVP6_ISEN1	0.25 MM	0.25 MM

Signal	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6_PHASE2	0.25 MM	0.25 MM
IMVP6_BOOT2	0.25 MM	0.25 MM
IMVP6_UGATE2	0.25 MM	0.25 MM
IMVP6_LGATE2	0.25 MM	0.25 MM
IMVP6_ISEN2	0.25 MM	0.25 MM

Signal	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6_OCSET	0.25 MM	0.25 MM
IMVP6_VSUM	0.25 MM	0.25 MM
GND_IMVP6_SGND	0.50 MM	0.20 MM
IMVP6_VO	0.25 MM	0.20 MM
IMVP6_DROOP	0.25 MM	0.20 MM
IMVP6_DFB	0.25 MM	0.20 MM
IMVP6_SOFT	0.25 MM	0.20 MM
IMVP6_RBIA5	0.25 MM	0.20 MM
IMVP6_VDIFF	0.25 MM	0.20 MM
IMVP6_FB2	0.25 MM	0.20 MM
IMVP6_FB	0.25 MM	0.20 MM
IMVP6_COMP	0.25 MM	0.20 MM
IMVP6_VW	0.25 MM	0.25 MM
IMVP6_RTIN	0.25 MM	0.25 MM
IMVP6_VSEN	0.25 MM	0.25 MM

PAGE TITLE		SYNC DATE=03/03/2009	
<b>IMVP6 CPU VCore Regulator</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	74 OF 109
II NOT TO REPRODUCE OR COPY IT		SHEET	59 OF 77
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	



SYNC MASTER=K24 MLB SYNC DATE=02/15/2009

**MCP CORE REGULATOR**

Apple Inc.


DRAWING NUMBER: 051-7982 SIZE: D

REVISION: D.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED


PAGE: 75 OF 109  
 SHEET: 60 OF 77

# CPUVTT POWER SUPPLY




SYNC MASTER=K24 MLB		SYNC DATE=02/04/2009	
CPU VTT(1.05V) SUPPLY			
Apple Inc.		DRAWING NUMBER	051-7982
		REVISION	D.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	76 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	61 OF 77
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


# 1.8V S0 SWITCHER



# 1.05V S0 PLL LDO



# MCP 1.05V S5 (AUXC) SUPPLY



$$V_{OUT} = 0.8V * (1 + R_A / R_B)$$

SYNC MASTER=K24_MLB		SYNC DATE=03/24/2009	
PAGE TITLE			
MISC POWER SUPPLIES			
DRAWING NUMBER		SIZE	
051-7982		D	
REVISION		BRANCH	
D.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
77 OF 109		62 OF 77	

D

D

C

C

B

B







A

A

Power Control Signals


State	PM_SLP_S3_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (OBatt)	0	0	0

3.3V\_S0, 1.8V\_S0 ENABLE  
MCPDDR, CPUVTT, MCPCORES0 ENABLE  
1.5V\_S0 AND 1.05V\_S0 ENABLE



Unused PG00D signal  
TP\_DKRR00\_PG00D  
DKRR00\_PG00D

<p>POWER SEQUENCING</p> <p>Apple Inc.</p>		
DRAWING NUMBER	051-7982	SIZE
REVISION	D.0.0	
<p>NOTICE OF PROPRIETARY PROPERTY:</p> <p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:</p> <p>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE</p> <p>II NOT TO REPRODUCE OR COPY IT</p> <p>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART</p> <p>IV ALL RIGHTS RESERVED</p>		
PAGE	78 OF 109	
SHEET	63 OF 77	



3.3V S3 FET

MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	48 mOhm @4.5V
LOADING	0.182 A (EDP)

3.3V S0 FET

MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 mOhm @4.5V
LOADING	1.431 A (EDP)

5.0V RT S0 FET

MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	13.5 mOhm @4.5V
LOADING	0.48 A (EDP)

5.0V LT S0 FET

MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	13.5 mOhm @4.5V
LOADING	1.302 A (EDP)

1.5V S0 FET


(1.5V S0 FET FOR DDR3 MEM, MCP79 AND CPU)

1.5V S0 FET

MOSFET	Rome SenseFET
CHANNEL	N-TYPE
RDS(ON)	6.3 mOhm @4.5V VGS
LOADING	5A (EDP)

MCP79 DDRVTT FET


MCP79 DDR PAD LEAKAGE IS HIGH ENOUGH THAT NVIDIA RECOMMENDS UNPOWERING DURING SLEEP. IN ORDER TO SUPPORT UNPOWERING RAIL, HARDWARE MUST GUARANTEE MEM\_CKE SIGNALS ARE LOW BEFORE RAIL IS TURNED OFF, AND REMAINS LOW UNTIL AFTER RAIL TURNS BACK ON OR DIMMS WILL EXIT SELF-REFRESH PREMATURELY. MEM\_VTT\_EN OUTPUT FROM MCP79 USED TO ENABLE CLAMP ON VTT RAIL, WHICH PULLS ALL CKE SIGNALS LOW THROUGH VTT TERMINATION RESISTORS.




SYNC MASTER=K24 MLB SYNC DATE=02/15/2009

<b>POWER FETS</b>	
Apple Inc.	DRAWING NUMBER 051-7982
REVISION D.0.0	
PAGE 79 OF 109	
SHEET 64 OF 77	

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED



SYNC MASTER=K24 MLB		SYNC DATE=02/15/2009	
PAGE TITLE			
<b>LVDS CONNECTOR</b>			
		DRAWING NUMBER	051-7982
		REVISION	D.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	90 OF 109
		SHEET	65 OF 77




18	=MCP_HDMI_TXC_P	DP_ML_P<3>	MAX_BASE+TRIS	67	72
18	=MCP_HDMI_TXC_N	DP_ML_N<3>	MAX_BASE+TRIS	67	72
18	=MCP_HDMI_TXD_P<0>	DP_ML_P<2>	MAX_BASE+TRIS	67	72
18	=MCP_HDMI_TXD_N<0>	DP_ML_N<2>	MAX_BASE+TRIS	67	72
18	=MCP_HDMI_TXD_P<1>	DP_ML_P<1>	MAX_BASE+TRIS	67	72
18	=MCP_HDMI_TXD_N<1>	DP_ML_N<1>	MAX_BASE+TRIS	67	72
18	=MCP_HDMI_TXD_P<2>	DP_ML_P<0>	MAX_BASE+TRIS	67	72
18	=MCP_HDMI_TXD_N<2>	DP_ML_N<0>	MAX_BASE+TRIS	67	72
18	=MCP_HDMI_HPD	DP_HPD	MAX_BASE+TRIS	67	72
18	=MCP_HDMI_DDC_CLK	DP_IG_DDC_CLK	MAX_BASE+TRIS	66	66
18	=MCP_HDMI_DDC_DATA	DP_IG_DDC_DATA	MAX_BASE+TRIS	66	66

SYNC MASTER=K24_MLB		SYNC DATE=04/06/2009	
<b>DISPLAYPORT SUPPORT</b>			
Apple Inc.		DRAWING NUMBER	051-7982
		REVISION	D.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	93 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	66 OF 77
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

POR IS PLASTIC MINI DP CONNECTOR BUT METAL PART'S SCHEMATIC AND CAD SUMBOLS HAVE BEEN USED BEACUSE ITS LAND PATTERN CAN ACCOMODATE BOTH TYPES

Port Power Switch




Q9440 must have Drain to Gate leakage of <500nA and Gate to Source resistance of >5M0hm

R9422 DP to DVI/HDMI Cable Adapter (CA) has 100k pull-up to DP\_PWR.

R9423 DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).

SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
<b>DisplayPort Connector</b>			
Apple Inc.		DRAWING NUMBER	051-7982
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	D.0.0
		PAGE	94 OF 109
		SHEET	67 OF 77





SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
LCD Backlight Support			
Apple Inc.		DRAWING NUMBER	SIZE
		051-7982	D
		REVISION	
		D.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	98 OF 109
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	69 OF 77
IV ALL RIGHTS RESERVED			

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_550	*	+50_OHM_SE	+50_OHM_SE	+50_OHM_SE	+50_OHM_SE	-STANDARD	-STANDARD
FSB_DSTR_500	*	+50_OHM_SE	+50_OHM_SE	+50_OHM_SE	+50_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	+2x_DIELECTRIC	?
FSB_DSTR	*	+3x_DIELECTRIC	?
FSB_ADDR	*	-STANDARD	?
FSB_ADSTR	*	+2x_DIELECTRIC	?
FSB_1X	*	-STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	TOP_BOTTOM	+4x_DIELECTRIC	?
FSB_DSTR	TOP_BOTTOM	+5x_DIELECTRIC	?
FSB_ADDR	TOP_BOTTOM	+3x_DIELECTRIC	?
FSB_ADSTR	TOP_BOTTOM	+4x_DIELECTRIC	?
FSB_1X	TOP_BOTTOM	+3x_DIELECTRIC	?

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended.  
 FSB 4X signals / groups shown in signal table on right.  
 Signals within each 4x group should be matched within 5 ps of strobe.  
 DSTB# complementary pairs should be matched within 1 ps of each other, all DSTB#s matched to +/- 300 ps.  
 Spacing is 2x dielectric between DATA#, DINV# signals, with 3x dielectric spacing to the DSTB#s.  
 DSTB# complementary pairs are spaced normally and are NOT routed as differential pairs.

FSB 2X signals / groups shown in signal table on right.  
 Signals within each 2x group should be matched within 20 ps. ADSTR#s should be matched +/- 300 ps.  
 Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielectric spacing to ADSTR#.

FSB 1X signals shown in signal table on right.  
 Signals within each 1x group should be matched to CPU clock, +0/-1000 mils.  
 Design Guide recommends each strobe/signal group is routed on the same layer.  
 Intel Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2  
 SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_500	*	+50_OHM_SE	+50_OHM_SE	+50_OHM_SE	+50_OHM_SE	-STANDARD	-STANDARD
CPU_2794	*	+2794_OHM_SE	+2794_OHM_SE	+2794_OHM_SE	+2794_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_A2TL	*	-STANDARD	?
CPU_8MIL	*	8 MIL	?
CPU_25MIL	*	25 MIL	?
CPU_25MIL	*	25 MIL	?
CPU_25MIL	*	+2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_A2TL	TOP_BOTTOM	+2x_DIELECTRIC	?

SR DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended.  
 Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2  
 SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

MCP FSB COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_500	*	+50_OHM_SE	+50_OHM_SE	+50_OHM_SE	+50_OHM_SE	-STANDARD	-STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_FSB_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2.4

FSB Clock Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_1000	*	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	+3x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	TOP_BOTTOM	+4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2.5

CPU / FSB Net Properties

NET_NAME	PHYSICAL	SPACING	NET_TYPE
FSB_D L<15..0>	FSB_500	FSB_500	FSB DATA
FSB_DINV L<0>	FSB_500	FSB_500	FSB DATA
FSB_DSTR L P<0>	FSB_500	FSB_500	FSB DATA
FSB_DSTR L N<0>	FSB_500	FSB_500	FSB DATA
FSB_D L<31..16>	FSB_500	FSB_500	FSB DATA
FSB_DINV L<1>	FSB_500	FSB_500	FSB DATA
FSB_DSTR L P<1>	FSB_500	FSB_500	FSB DATA
FSB_DSTR L N<1>	FSB_500	FSB_500	FSB DATA
FSB_D L<47..32>	FSB_500	FSB_500	FSB DATA
FSB_DINV L<2>	FSB_500	FSB_500	FSB DATA
FSB_DSTR L P<2>	FSB_500	FSB_500	FSB DATA
FSB_DSTR L N<2>	FSB_500	FSB_500	FSB DATA
FSB_D L<63..48>	FSB_500	FSB_500	FSB DATA
FSB_DINV L<3>	FSB_500	FSB_500	FSB DATA
FSB_DSTR L P<3>	FSB_500	FSB_500	FSB DATA
FSB_DSTR L N<3>	FSB_500	FSB_500	FSB DATA
FSB_A L<16..3>	FSB_500	FSB_500	FSB ADDR
FSB_REQ L<4..0>	FSB_500	FSB_500	FSB ADDR
FSB_ADSTR L<0>	FSB_500	FSB_500	FSB ADDR
FSB_A L<35..17>	FSB_500	FSB_500	FSB ADDR
FSB_ADSTR L<1>	FSB_500	FSB_500	FSB ADDR
FSB_ADS L	FSB_500	FSB_500	FSB ADDR
FSB_REQ0 L	FSB_500	FSB_500	FSB ADDR
FSB_REQ1 L	FSB_500	FSB_500	FSB ADDR
FSB_RNR L	FSB_500	FSB_500	FSB ADDR
FSB_BREQ L	FSB_500	FSB_500	FSB ADDR
FSB_DRDY L	FSB_500	FSB_500	FSB ADDR
FSB_DEPES L	FSB_500	FSB_500	FSB ADDR
FSB_DRDY L	FSB_500	FSB_500	FSB ADDR
FSB_HIT L	FSB_500	FSB_500	FSB ADDR
FSB_HITM L	FSB_500	FSB_500	FSB ADDR
FSB_LOCK L	FSB_500	FSB_500	FSB ADDR
FSB_CPURET L	FSB_500	FSB_500	FSB ADDR
FSB_RS L<2..0>	FSB_500	FSB_500	FSB ADDR
FSB_TMRD L	FSB_500	FSB_500	FSB ADDR
CPU_A20M L	CPU_500	CPU_500	CPU ADDR
CPU_BSEL<2..0>	CPU_500	CPU_500	CPU ADDR
CPU_FERR L	CPU_500	CPU_500	CPU ADDR
CPU_LOCK# L	CPU_500	CPU_500	CPU ADDR
CPU_INIT L	CPU_500	CPU_500	CPU ADDR
CPU_INTR	CPU_500	CPU_500	CPU ADDR
CPU_RMI	CPU_500	CPU_500	CPU ADDR
CPU_PROCHOT L	CPU_500	CPU_500	CPU ADDR
CPU_PRRGD	CPU_500	CPU_500	CPU ADDR
CPU_RMI L	CPU_500	CPU_500	CPU ADDR
CPU_STUCK# L	CPU_500	CPU_500	CPU ADDR
PM_THRMTRIP L	CPU_500	CPU_500	CPU ADDR
FSB_CPUSLP L	CPU_500	CPU_500	CPU ADDR
CPU_DRSLP L	CPU_500	CPU_500	CPU ADDR
CPU_DPRSTP L	CPU_500	CPU_500	CPU ADDR
FSB_DPRN L	CPU_500	CPU_500	CPU ADDR
MCP_BCLK_VMH_COMP_VDD	MCP_500	MCP_500	MCP FSB COMP
MCP_BCLK_VMH_COMP_GND	MCP_500	MCP_500	MCP FSB COMP
MCP_CPU_COMP_VCC	MCP_500	MCP_500	MCP FSB COMP
MCP_CPU_COMP_GND	MCP_500	MCP_500	MCP FSB COMP
FSB_CLK_CPU_P	CLK_FSB_1000	CLK_FSB	FSB CLK CPU P
FSB_CLK_CPU_N	CLK_FSB_1000	CLK_FSB	FSB CLK CPU N
FSB_CLK_TTP_P	CLK_FSB_1000	CLK_FSB	FSB CLK TTP P
FSB_CLK_TTP_N	CLK_FSB_1000	CLK_FSB	FSB CLK TTP N
FSB_CLK_MCP_P	CLK_FSB_1000	CLK_FSB	FSB CLK MCP P
FSB_CLK_MCP_N	CLK_FSB_1000	CLK_FSB	FSB CLK MCP N
CPU_FERR L	CPU_500	CPU_500	CPU ADDR
PM_DRSLPVR	CPU_500	CPU_500	PM ADDR
IMVP_DRSLPVR	CPU_500	CPU_500	IMVP ADDR
CPU_OTLREF	CPU_500	CPU_500	CPU ADDR
CPU_COMP<3>	CPU_500	CPU_500	CPU ADDR
CPU_COMP<2>	CPU_500	CPU_500	CPU ADDR
CPU_COMP<1>	CPU_500	CPU_500	CPU ADDR
CPU_COMP<0>	CPU_500	CPU_500	CPU ADDR
XDP_TDI	CPU_500	CPU_500	CPU ADDR
XDP_TDO	CPU_500	CPU_500	CPU ADDR
XDP_TMS	CPU_500	CPU_500	CPU ADDR
XDP_TCK	CPU_500	CPU_500	CPU ADDR
XDP_TRST L	CPU_500	CPU_500	CPU ADDR
XDP_BPM L<4..0>	CPU_500	CPU_500	CPU ADDR
XDP_BPM L<5>	CPU_500	CPU_500	CPU ADDR
XDP_CPURET L	CPU_500	CPU_500	CPU ADDR
CPU_VID<6..0>	CPU_500	CPU_500	CPU ADDR
IMVP6_VID<6..0>	CPU_500	CPU_500	CPU ADDR
CPU_VCCSENSE_P	CPU_2794	CPU_VCCSENSE	CPU VCCSENSE
CPU_VCCSENSE_N	CPU_2794	CPU_VCCSENSE	CPU VCCSENSE
IMVP6_VSEN_P	CPU_2794	CPU_VCCSENSE	CPU VCCSENSE
IMVP6_VSEN_N	CPU_2794	CPU_VCCSENSE	CPU VCCSENSE

SYNC MASTER=K24 MLB SYNC DATE=04/06/2009

**CPU/FSB Constraints**

Apple Inc.

DRAWING NUMBER: 051-7982 SIZE: D

REVISION: D.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 100 OF 109 SHEET: 70 OF 77

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45V	*	+45_OHM_SE	+40_OHM_SE	+40_OHM_SE	+40_OHM_SE	-STANDARD	-STANDARD
MEM_40V_VDD	*	+40_OHM_SE	+40_OHM_SE	+40_OHM_SE	+40_OHM_SE	-STANDARD	-STANDARD
MEM_70D	*	+70_OHM_DIFF	+70_OHM_DIFF	+70_OHM_DIFF	+70_OHM_DIFF	+70_OHM_DIFF	+70_OHM_DIFF
MEM_70D_VDD	*	+70_OHM_DIFF	+70_OHM_DIFF	+70_OHM_DIFF	+70_OHM_DIFF	+70_OHM_DIFF	+70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	+4:1_SPACING	?
MEM_CTRL2CTRL	*	+2:1_SPACING	?
MEM_CTRL2MEM	*	+2.5:1_SPACING	?
MEM_CMD2CMD	*	+1.5:1_SPACING	?
MEM_CMD2MEM	*	+3:1_SPACING	?
MEM_DATA2DATA	*	+1.5:1_SPACING	?
MEM_DATA2MEM	*	+3:1_SPACING	?
MEM_DQS2MEM	*	+3:1_SPACING	?
MEM_OTHER	*	25 MIL	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_OTHER	*	*	MEM_OTHER
MEM_CTRL	*	*	MEM_OTHER
MEM_CMD	*	*	MEM_OTHER
MEM_DATA	*	*	MEM_OTHER
MEM_DQS	*	*	MEM_OTHER

Need to support MEM\_\*-style wildcards!

DDR2:

DQ signals should be matched within 20 ps of associated DQS pair.  
 DQS intra-pair matching should be within 1 ps, no inter-pair matching requirement.  
 All DQS pairs should be matched within 100 ps of clocks.  
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 140 ps.  
 A/BA/cmd signals should be matched within 75 ps, no CLK matching requirement.  
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).  
 DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

DDR3:

DQ signals should be matched within 5 ps of associated DQS pair.  
 DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 180 ps.  
 No DQS to clock matching requirement.  
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.  
 A/BA/cmd signals should be matched within 5 ps of CLK pairs.  
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).  
 DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.3  
 SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	Y	7 MIL	7 MIL	+STANDARD	-STANDARD	-STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.3.4

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE	VALUE
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM_A_CLK	P<5..0>
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM_A_CLK	N<5..0>
MEM_A_CKE	MEM_40V_VDD	MEM_CTRL	MEM_A_CKE	<3..0>
MEM_A_CS	MEM_40V_VDD	MEM_CTRL	MEM_A_CS	I<3..0>
MEM_A_ODT	MEM_40V_VDD	MEM_CTRL	MEM_A_ODT	<3..0>
MEM_A_A14	MEM_40V_VDD	MEM_CMD	MEM_A_A14	<0>
MEM_A_BA2	MEM_40V_VDD	MEM_CMD	MEM_A_BA2	<0>
MEM_A_RAS	MEM_40V_VDD	MEM_CMD	MEM_A_RAS	I
MEM_A_CAS	MEM_40V_VDD	MEM_CMD	MEM_A_CAS	I
MEM_A_WE	MEM_40V_VDD	MEM_CMD	MEM_A_WE	I
MEM_A_DQ7	MEM_40V_VDD	MEM_DATA	MEM_A_DQ7	<7..0>
MEM_A_DQ15	MEM_40V_VDD	MEM_DATA	MEM_A_DQ15	<15..8>
MEM_A_DQ23	MEM_40V_VDD	MEM_DATA	MEM_A_DQ23	<23..16>
MEM_A_DQ31	MEM_40V_VDD	MEM_DATA	MEM_A_DQ31	<31..24>
MEM_A_DQ39	MEM_40V_VDD	MEM_DATA	MEM_A_DQ39	<39..32>
MEM_A_DQ47	MEM_40V_VDD	MEM_DATA	MEM_A_DQ47	<47..40>
MEM_A_DQ55	MEM_40V_VDD	MEM_DATA	MEM_A_DQ55	<55..48>
MEM_A_DQ63	MEM_40V_VDD	MEM_DATA	MEM_A_DQ63	<63..56>
MEM_A_DM0	MEM_40V_VDD	MEM_DATA	MEM_A_DM0	<0>
MEM_A_DM1	MEM_40V_VDD	MEM_DATA	MEM_A_DM1	<1>
MEM_A_DM2	MEM_40V_VDD	MEM_DATA	MEM_A_DM2	<2>
MEM_A_DM3	MEM_40V_VDD	MEM_DATA	MEM_A_DM3	<3>
MEM_A_DM4	MEM_40V_VDD	MEM_DATA	MEM_A_DM4	<4>
MEM_A_DM5	MEM_40V_VDD	MEM_DATA	MEM_A_DM5	<5>
MEM_A_DM6	MEM_40V_VDD	MEM_DATA	MEM_A_DM6	<6>
MEM_A_DM7	MEM_40V_VDD	MEM_DATA	MEM_A_DM7	<7>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	P<0>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<0>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<1>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<2>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<3>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<4>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<5>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<6>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<7>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<8>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<9>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<10>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<11>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<12>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<13>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<14>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<15>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<16>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<17>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<18>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<19>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<20>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<21>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<22>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<23>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<24>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<25>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<26>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<27>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<28>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<29>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<30>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<31>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<32>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<33>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<34>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<35>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<36>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<37>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<38>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<39>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<40>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<41>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<42>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<43>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<44>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<45>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<46>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<47>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<48>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<49>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<50>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<51>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<52>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<53>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<54>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<55>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<56>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<57>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<58>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<59>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<60>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<61>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<62>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<63>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<64>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<65>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<66>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<67>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<68>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<69>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<70>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<71>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<72>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<73>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<74>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<75>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<76>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<77>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<78>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<79>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<80>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<81>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<82>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<83>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<84>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<85>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<86>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<87>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<88>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<89>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<90>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<91>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<92>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<93>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<94>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<95>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<96>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<97>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<98>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<99>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<100>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<101>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<102>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<103>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<104>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<105>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<106>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<107>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<108>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<109>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<110>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<111>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<112>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<113>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<114>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<115>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<116>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<117>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<118>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<119>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<120>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<121>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<122>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<123>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<124>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<125>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<126>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<127>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<128>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<129>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<130>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<131>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<132>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<133>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<134>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<135>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<136>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS	N<137>
MEM_A_DQS	MEM_70D	MEM_DQS	MEM_A_DQS</	

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_90D	*	+90_OBM_DIFF	+90_OBM_DIFF	+90_OBM_DIFF	+90_OBM_DIFF	+90_OBM_DIFF	+90_OBM_DIFF
CLK_PCIE_100D	*	+100_OBM_DIFF	+100_OBM_DIFF	+100_OBM_DIFF	+100_OBM_DIFF	+100_OBM_DIFF	+100_OBM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIIE	*	+3X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?
MCP_PEX_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.4

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_100D	*	+100_OBM_DIFF	+100_OBM_DIFF	+100_OBM_DIFF	+100_OBM_DIFF	+100_OBM_DIFF	+100_OBM_DIFF
LVDS_100D	*	+100_OBM_DIFF	+100_OBM_DIFF	+100_OBM_DIFF	+100_OBM_DIFF	+100_OBM_DIFF	+100_OBM_DIFF
MCP_IV_COMP	*	?	20 MIL	20 MIL	+STANDARD	+STANDARD	+STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	+3X_DIELECTRIC	?
LVDS	*	+3X_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length.  
 DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.  
 DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.  
 Max length of LVDS/DisplayPort/TMDS traces: 12 inches.  
 SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_100D	*	+100_OBM_DIFF	+100_OBM_DIFF	+100_OBM_DIFF	+100_OBM_DIFF	+100_OBM_DIFF	+100_OBM_DIFF
SATA_90D_HDD	*	+90_OBM_DIFF	+90_OBM_DIFF	+90_OBM_DIFF	+90_OBM_DIFF	+90_OBM_DIFF	+90_OBM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	+3X_DIELECTRIC	?
SATA_TERM	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.7.1.

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
PCIIE_MINI_R2D_P	PCIIE_MINI_R2D_P	PCIIE_MINI_R2D_P	30
PCIIE_MINI_R2D_N	PCIIE_MINI_R2D_N	PCIIE_MINI_R2D_N	30
PCIIE_MINI_R2D_C_P	PCIIE_MINI_R2D_C_P	PCIIE_MINI_R2D_C_P	17 30
PCIIE_MINI_R2D_C_N	PCIIE_MINI_R2D_C_N	PCIIE_MINI_R2D_C_N	17 30
PCIIE_MINI_D2R_P	PCIIE_MINI_D2R_P	PCIIE_MINI_D2R_P	17 30
PCIIE_MINI_D2R_N	PCIIE_MINI_D2R_N	PCIIE_MINI_D2R_N	17 30
PCIIE_FW_R2D_P	PCIIE_FW_R2D_P	PCIIE_FW_R2D_P	9 17
PCIIE_FW_R2D_N	PCIIE_FW_R2D_N	PCIIE_FW_R2D_N	9 17
PCIIE_FW_R2D_C_P	PCIIE_FW_R2D_C_P	PCIIE_FW_R2D_C_P	9 17
PCIIE_FW_R2D_C_N	PCIIE_FW_R2D_C_N	PCIIE_FW_R2D_C_N	9 17
PCIIE_FW_D2R_P	PCIIE_FW_D2R_P	PCIIE_FW_D2R_P	9 17
PCIIE_FW_D2R_N	PCIIE_FW_D2R_N	PCIIE_FW_D2R_N	9 17
PCIIE_FW_D2R_C_P	PCIIE_FW_D2R_C_P	PCIIE_FW_D2R_C_P	9 17
PCIIE_FW_D2R_C_N	PCIIE_FW_D2R_C_N	PCIIE_FW_D2R_C_N	9 17
PCIIE_CLK100M_MINI_P	PCIIE_CLK100M_MINI_P	PCIIE_CLK100M_MINI_P	17 30
PCIIE_CLK100M_MINI_N	PCIIE_CLK100M_MINI_N	PCIIE_CLK100M_MINI_N	17 30
PCIIE_CLK100M_MINI_CONN_P	PCIIE_CLK100M_MINI_CONN_P	PCIIE_CLK100M_MINI_CONN_P	7 30
PCIIE_CLK100M_MINI_CONN_N	PCIIE_CLK100M_MINI_CONN_N	PCIIE_CLK100M_MINI_CONN_N	7 30
PCIIE_CLK100M_PC_P	PCIIE_CLK100M_PC_P	PCIIE_CLK100M_PC_P	7 30
PCIIE_CLK100M_PC_N	PCIIE_CLK100M_PC_N	PCIIE_CLK100M_PC_N	7 30
CONN_PCIE_MINI_R2D_P	CONN_PCIE_MINI_R2D_P	CONN_PCIE_MINI_R2D_P	7 30
CONN_PCIE_MINI_R2D_N	CONN_PCIE_MINI_R2D_N	CONN_PCIE_MINI_R2D_N	7 30
CONN_PCIE_MINI_D2R_P	CONN_PCIE_MINI_D2R_P	CONN_PCIE_MINI_D2R_P	7 30
CONN_PCIE_MINI_D2R_N	CONN_PCIE_MINI_D2R_N	CONN_PCIE_MINI_D2R_N	7 30
MCP_PEX_CLK_COMP	MCP_PEX_CLK_COMP	MCP_PEX_CLK_COMP	17
TMDS_I0_TXC_P	TMDS_I0_TXC_P	TMDS_I0_TXC_P	66 67
TMDS_I0_TXC_N	TMDS_I0_TXC_N	TMDS_I0_TXC_N	67
TMDS_I0_TXD_P<2..0>	TMDS_I0_TXD_P<2..0>	TMDS_I0_TXD_P<2..0>	66 67
TMDS_I0_TXD_N<2..0>	TMDS_I0_TXD_N<2..0>	TMDS_I0_TXD_N<2..0>	67
DP_ML_P<3..0>	DP_ML_P<3..0>	DP_ML_P<3..0>	66 67
DP_ML_C_P<3..0>	DP_ML_C_P<3..0>	DP_ML_C_P<3..0>	67
DP_ML_N<3..0>	DP_ML_N<3..0>	DP_ML_N<3..0>	66 67
DP_ML_C_N<3..0>	DP_ML_C_N<3..0>	DP_ML_C_N<3..0>	67
DP_I0_AUX_CH_P	DP_I0_AUX_CH_P	DP_I0_AUX_CH_P	18 66
DP_I0_AUX_CH_N	DP_I0_AUX_CH_N	DP_I0_AUX_CH_N	18 66
DP_AUX_CH_SW_P	DP_AUX_CH_SW_P	DP_AUX_CH_SW_P	66
DP_AUX_CH_SW_N	DP_AUX_CH_SW_N	DP_AUX_CH_SW_N	66
DP_AUX_CH_C_P	DP_AUX_CH_C_P	DP_AUX_CH_C_P	66 67
DP_AUX_CH_C_N	DP_AUX_CH_C_N	DP_AUX_CH_C_N	66 67
MCP_HDMI_RSET	MCP_HDMI_RSET	MCP_HDMI_RSET	18 24
MCP_HDMI_VPROBE	MCP_HDMI_VPROBE	MCP_HDMI_VPROBE	18 24
LVDS_I0_A_CLK_P	LVDS_I0_A_CLK_P	LVDS_I0_A_CLK_P	18 65
LVDS_I0_A_CLK_F_P	LVDS_I0_A_CLK_F_P	LVDS_I0_A_CLK_F_P	7 65
LVDS_I0_A_CLK_N	LVDS_I0_A_CLK_N	LVDS_I0_A_CLK_N	18 65
LVDS_I0_A_CLK_F_N	LVDS_I0_A_CLK_F_N	LVDS_I0_A_CLK_F_N	7 65
LVDS_I0_A_DATA_P<2..0>	LVDS_I0_A_DATA_P<2..0>	LVDS_I0_A_DATA_P<2..0>	7 18 65
LVDS_I0_A_DATA_N<2..0>	LVDS_I0_A_DATA_N<2..0>	LVDS_I0_A_DATA_N<2..0>	7 18 65
DP_ML_CONN_P<3..0>	DP_ML_CONN_P<3..0>	DP_ML_CONN_P<3..0>	67
DP_ML_CONN_N<3..0>	DP_ML_CONN_N<3..0>	DP_ML_CONN_N<3..0>	67
MCP_IPFAB_RSET	MCP_IPFAB_RSET	MCP_IPFAB_RSET	18 24
MCP_IPFAB_VPROBE	MCP_IPFAB_VPROBE	MCP_IPFAB_VPROBE	18 24
SATA_HDD_R2D_C_P	SATA_HDD_R2D_C_P	SATA_HDD_R2D_C_P	20 34
SATA_HDD_R2D_C_N	SATA_HDD_R2D_C_N	SATA_HDD_R2D_C_N	20 34
SATA_HDD_R2D_P	SATA_HDD_R2D_P	SATA_HDD_R2D_P	7 34
SATA_HDD_R2D_N	SATA_HDD_R2D_N	SATA_HDD_R2D_N	7 34
SATA_HDD_R2D_UP_P	SATA_HDD_R2D_UP_P	SATA_HDD_R2D_UP_P	34
SATA_HDD_R2D_UP_N	SATA_HDD_R2D_UP_N	SATA_HDD_R2D_UP_N	34
SATA_HDD_D2R_P	SATA_HDD_D2R_P	SATA_HDD_D2R_P	20 34
SATA_HDD_D2R_N	SATA_HDD_D2R_N	SATA_HDD_D2R_N	20 34
SATA_HDD_D2R_C_P	SATA_HDD_D2R_C_P	SATA_HDD_D2R_C_P	7 34
SATA_HDD_D2R_C_N	SATA_HDD_D2R_C_N	SATA_HDD_D2R_C_N	7 34
SATA_HDD_D2R_UP_P	SATA_HDD_D2R_UP_P	SATA_HDD_D2R_UP_P	34
SATA_HDD_D2R_UP_N	SATA_HDD_D2R_UP_N	SATA_HDD_D2R_UP_N	34
SATA_ODD_R2D_C_P	SATA_ODD_R2D_C_P	SATA_ODD_R2D_C_P	20 34
SATA_ODD_R2D_C_N	SATA_ODD_R2D_C_N	SATA_ODD_R2D_C_N	20 34
SATA_ODD_R2D_P	SATA_ODD_R2D_P	SATA_ODD_R2D_P	7 34
SATA_ODD_R2D_N	SATA_ODD_R2D_N	SATA_ODD_R2D_N	7 34
SATA_ODD_R2D_UP_P	SATA_ODD_R2D_UP_P	SATA_ODD_R2D_UP_P	34
SATA_ODD_R2D_UP_N	SATA_ODD_R2D_UP_N	SATA_ODD_R2D_UP_N	34
SATA_ODD_D2R_P	SATA_ODD_D2R_P	SATA_ODD_D2R_P	20 34
SATA_ODD_D2R_N	SATA_ODD_D2R_N	SATA_ODD_D2R_N	20 34
SATA_ODD_D2R_C_P	SATA_ODD_D2R_C_P	SATA_ODD_D2R_C_P	7 34
SATA_ODD_D2R_C_N	SATA_ODD_D2R_C_N	SATA_ODD_D2R_C_N	7 34
SATA_ODD_D2R_UP_P	SATA_ODD_D2R_UP_P	SATA_ODD_D2R_UP_P	34
SATA_ODD_D2R_UP_N	SATA_ODD_D2R_UP_N	SATA_ODD_D2R_UP_N	34
MCP_SATA_TERM	MCP_SATA_TERM	MCP_SATA_TERM	20

SYNC MASTER=K24 MLB SYNC DATE=03/30/2009

MCP Constraints 1

Apple Inc.

DRAWING NUMBER: 051-7982 SIZE: D

REVISION: D.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 102 OF 109 SHEET: 72 OF 77

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_550	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	-STANDARD	-STANDARD
CLK_PCI_550	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	-STANDARD	-STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	-STANDARD	?
CLK_PCI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.8.

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_550	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	-STANDARD	-STANDARD
CLK_LPC_550	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	-STANDARD	-STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.9.1.

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_USB_RBIAS	*	+STANDARD	8 MIL	8 MIL	+STANDARD	-STANDARD	-STANDARD
USB_90D	*	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	+2x_DIELECTRIC	?	USB	TOP_BOTTOM	+4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.10.1.

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_550	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	-STANDARD	-STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	+2x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.11.1.

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_550	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	-STANDARD	-STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	+2x_DIELECTRIC	?
MCP_HDA_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.12.1.

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_550	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	-STANDARD	-STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.13.

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_550	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	-STANDARD	-STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.14.

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE	
MCP_DEBNC<7..0>	PCI_550	PCI	PCI_DEBNC<7..0>	13 19
PCI_AD<23..8>	PCI_550	PCI	PCI_AD<23..8>	
PCI_AD<24>	PCI_550	PCI	PCI_AD<24>	
PCI_AD<31..25>	PCI_550	PCI	PCI_AD<31..25>	
PCI_PAR	PCI_550	PCI	PCI_PAR	
PCI_C_BE<6<3..0>	PCI_550	PCI	PCI_C_BE<6<3..0>	
PCI_TRDY_L	PCI_550	PCI	PCI_TRDY_L	
PCI_DEVSEL_L	PCI_550	PCI	PCI_DEVSEL_L	
PCI_PERR_L	PCI_550	PCI	PCI_PERR_L	
PCI_SERR_L	PCI_550	PCI	PCI_SERR_L	
PCI_STOP_L	PCI_550	PCI	PCI_STOP_L	
PCI_TRDY_L	PCI_550	PCI	PCI_TRDY_L	
PCI_FRAME_L	PCI_550	PCI	PCI_FRAME_L	
PCI_BREQ0_L	PCI_550	PCI	PCI_BREQ0_L	19
PCI_OHT0_L	PCI_550	PCI	PCI_OHT0_L	19
PCI_BREQ1_L	PCI_550	PCI	PCI_BREQ1_L	19
PCI_OHT1_L	PCI_550	PCI	PCI_OHT1_L	19
PCI_INTW_L	PCI_550	PCI	PCI_INTW_L	
PCI_INTX_L	PCI_550	PCI	PCI_INTX_L	
PCI_INTY_L	PCI_550	PCI	PCI_INTY_L	
PCI_INTZ_L	PCI_550	PCI	PCI_INTZ_L	
PCI_CLK33M_MCP_R	PCI_550	PCI	PCI_CLK33M_MCP_R	19
PCI_CLK33M_MCP	PCI_550	PCI	PCI_CLK33M_MCP	19
LPC_AD<3..0>	LPC_550	LPC	LPC_AD<3..0>	19 36 38
LPC_FRAME_L	LPC_550	LPC	LPC_FRAME_L	19 36 38
LPC_RESET_L	LPC_550	LPC	LPC_RESET_L	19 25
LPC_CLK33M_SMC_R	LPC_550	LPC	LPC_CLK33M_SMC_R	19 25
LPC_CLK33M_SMC	LPC_550	LPC	LPC_CLK33M_SMC	25 36
LPC_CLK33M_LVCMOS	LPC_550	LPC	LPC_CLK33M_LVCMOS	25 38
USB_EXTN_P	USB_90D	USB	USB_EXTN_P	20 35
USB_EXTN_N	USB_90D	USB	USB_EXTN_N	20 35
USB_EXTN_MIXED_P	USB_90D	USB	USB_EXTN_MIXED_P	35
USB_EXTN_MIXED_N	USB_90D	USB	USB_EXTN_MIXED_N	35
CONN_USB_EXTN_P	USB_90D	USB	CONN_USB_EXTN_P	35
CONN_USB_EXTN_N	USB_90D	USB	CONN_USB_EXTN_N	35
USB_CAMERA_P	USB_90D	USB	USB_CAMERA_P	20 65
USB_CAMERA_N	USB_90D	USB	USB_CAMERA_N	20 65
USB_CAMERA_CONN_P	USB_90D	USB	USB_CAMERA_CONN_P	7 65
USB_CAMERA_CONN_N	USB_90D	USB	USB_CAMERA_CONN_N	7 65
USB_BT_P	USB_90D	USB	USB_BT_P	20 30
USB_BT_N	USB_90D	USB	USB_BT_N	20 30
CONN_USB2_BT_P	USB_90D	USB	CONN_USB2_BT_P	7 30
CONN_USB2_BT_N	USB_90D	USB	CONN_USB2_BT_N	7 30
USB_TPAD_P	USB_90D	USB	USB_TPAD_P	20 44
USB_TPAD_N	USB_90D	USB	USB_TPAD_N	20 44
USB_TPAD_P_P	USB_90D	USB	USB_TPAD_P_P	44
USB_TPAD_P_N	USB_90D	USB	USB_TPAD_P_N	44
USB_TE_P	USB_90D	USB	USB_TE_P	9 20
USB_TE_N	USB_90D	USB	USB_TE_N	9 20
USB_EXTRN_P	USB_90D	USB	USB_EXTRN_P	20 35
USB_EXTRN_N	USB_90D	USB	USB_EXTRN_N	20 35
CONN_USB_EXTRN_P	USB_90D	USB	CONN_USB_EXTRN_P	35
CONN_USB_EXTRN_N	USB_90D	USB	CONN_USB_EXTRN_N	35
USB_CARDREADER_P	USB_90D	USB	USB_CARDREADER_P	9 20
USB_CARDREADER_N	USB_90D	USB	USB_CARDREADER_N	9 20
MCP_USB_RBIAS_GND	MCP_550	MCP	MCP_USB_RBIAS_GND	20
SMBUS_MCP_0_CLK	SMB_550	SMB	SMBUS_MCP_0_CLK	13 21 39
SMBUS_MCP_0_DATA	SMB_550	SMB	SMBUS_MCP_0_DATA	13 21 39
SMBUS_MCP_1_CLK	SMB_550	SMB	SMBUS_MCP_1_CLK	21 39
SMBUS_MCP_1_DATA	SMB_550	SMB	SMBUS_MCP_1_DATA	21 39
HDA_BIT_CLK	HDA_550	HDA	HDA_BIT_CLK	21 49
HDA_BIT_CLK_R	HDA_550	HDA	HDA_BIT_CLK_R	21
HDA_SYNC	HDA_550	HDA	HDA_SYNC	21 49
HDA_SYNC_R	HDA_550	HDA	HDA_SYNC_R	21
HDA_RPT_P_L	HDA_550	HDA	HDA_RPT_P_L	21
HDA_RPT_L	HDA_550	HDA	HDA_RPT_L	21 49
HDA_RDING	HDA_550	HDA	HDA_RDING	21 49
HDA_RDIN_ODDRC	HDA_550	HDA	HDA_RDIN_ODDRC	21 49
HDA_SROUT	HDA_550	HDA	HDA_SROUT	21 49
HDA_SROUT_R	HDA_550	HDA	HDA_SROUT_R	21
MCP_HDA_PULLUP_COMP	MCP_550	MCP	MCP_HDA_PULLUP_COMP	21
PM_CLK32K_SUSCLK_R	PM_550	PM	PM_CLK32K_SUSCLK_R	21 25
PM_CLK32K_SUSCLK	PM_550	PM	PM_CLK32K_SUSCLK	25 36
SPI_CLK_R	SPI_550	SPI	SPI_CLK_R	21 38 48
SPI_CLK	SPI_550	SPI	SPI_CLK	48
SPI_ALT_CLK	SPI_550	SPI	SPI_ALT_CLK	38
SPI_MOSI_R	SPI_550	SPI	SPI_MOSI_R	21 38 48
SPI_MOSI	SPI_550	SPI	SPI_MOSI	48
SPI_ALT_MOSI	SPI_550	SPI	SPI_ALT_MOSI	38
SPI_MISO	SPI_550	SPI	SPI_MISO	21 38 48
SPI_MISO_R	SPI_550	SPI	SPI_MISO_R	48
SPI_ALT_MISO	SPI_550	SPI	SPI_ALT_MISO	38
SPI_CS0_P_L	SPI_550	SPI	SPI_CS0_P_L	21 38
SPI_CS0_L	SPI_550	SPI	SPI_CS0_L	
SPI_CS1_P_L	SPI_550	SPI	SPI_CS1_P_L	
SPI_CS1_P_L_USE_MLB	SPI_550	SPI	SPI_CS1_P_L_USE_MLB	

SYNC MASTER=K24 MLB SYNC DATE=04/06/2009

MCP Constraints 2

Apple Inc.

DRAWING NUMBER: 051-7982 SIZE: D

REVISION: D.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 103 OF 109 SHEET: 73 OF 77

MCP RGMII (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	-STANDARD	7.5 MIL	7.5 MIL	-STANDARD	-STANDARD	-STANDARD
ENET_MII_552	*	-55_OHM_SE	-55_OHM_SE	-55_OHM_SE	-55_OHM_SE	-STANDARD	-STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_WFP0_CLK	*	+3:1_SPACING	?
ENET_MII	*	12 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001\_v01), Sections 2.7.2 & 2.7.4

88E1116R (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_MDI_100D	*	-100_OHM_DIFF	-100_OHM_DIFF	-100_OHM_DIFF	-100_OHM_DIFF	-100_OHM_DIFF	-100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001\_v01), Section 2.7.4

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
MCP_MII_COMP	MCP_MII_COMP		MCP_MII_COMP_VDD
MCP_MII_COMP	MCP_MII_COMP		MCP_MII_COMP_GND
MCP_CLK25M_BUF0	ENET_MII_552	MCP_BUF0_CLK	MCP_CLK25M_BUF0_B
MCP_CLK25M_BUF0	ENET_MII_552	MCP_BUF0_CLK	RT19211_CLK25M_CKXTAL1
ENET_INTR_1	ENET_MII_552	ENET_MII	ENET_INTR_L
ENET_MDIO	ENET_MII_552	ENET_MII	ENET_MDIO
ENET_MDC	ENET_MII_552	ENET_MII	ENET_MDC
ENET_PWDOWN_1	ENET_MII_552	ENET_MII	ENET_PWDOWN_L
ENET_PWDOWN_1	ENET_MII_552	ENET_MII	ENET_PWDOWN_B
ENET_RXCLK	ENET_MII_552	ENET_MII	ENET_CLK125M_RXCLK
ENET_RXCLK	ENET_MII_552	ENET_MII	ENET_CLK125M_RXCLK
ENET_RXD<0>	ENET_MII_552	ENET_MII	ENET_RXD<0>
ENET_RXD<0>	ENET_MII_552	ENET_MII	ENET_RXD<0>
ENET_RXD<3..1>	ENET_MII_552	ENET_MII	ENET_RXD<3..1>
ENET_RXD<3..1>	ENET_MII_552	ENET_MII	ENET_RX_CTRL
ENET_RXD<3..1>	ENET_MII_552	ENET_MII	ENET_RXCTT_B
ENET_TXCLK	ENET_MII_552	ENET_MII	ENET_CLK125M_TXCLK_B
ENET_TXCLK	ENET_MII_552	ENET_MII	ENET_CLK125M_TXCLK
ENET_TXD<0>	ENET_MII_552	ENET_MII	ENET_TXD<0>
ENET_TXD<3..1>	ENET_MII_552	ENET_MII	ENET_TXD<3..1>
ENET_TXD<3..1>	ENET_MII_552	ENET_MII	ENET_TX_CTRL
ENET_RESET_L	ENET_MII_552	ENET_MII	ENET_RESET_L
ENET_MDI_P<3..0>	ENET_MDI_100D	ENET_MDI	ENET_MDI_P<3..0>
ENET_MDI_N<3..0>	ENET_MDI_100D	ENET_MDI	ENET_MDI_N<3..0>
ENET_MDI_TRAN_P<3..0>	ENET_MDI_100D	ENET_MDI	ENET_MDI_TRAN_P<3..0>
ENET_MDI_TRAN_N<3..0>	ENET_MDI_100D	ENET_MDI	ENET_MDI_TRAN_N<3..0>

SYNC MASTER=K24 MLB SYNC DATE=04/06/2009

**Ethernet Constraints**

Apple Inc.

DRAWING NUMBER: 051-7982 SIZE: D

REVISION: D.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

BRANCH: \_\_\_\_\_

PAGE: 104 OF 109

SHEET: 74 OF 77

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1701_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
SMBUS_SMC_A_S1_SCL	0.150	SMBUS_SMC_A_S1_SCL	0.150
SMBUS_SMC_A_S1_SDA	0.150	SMBUS_SMC_A_S1_SDA	0.150
SMBUS_SMC_B_S0_SCL	0.150	SMBUS_SMC_B_S0_SCL	0.150
SMBUS_SMC_B_S0_SDA	0.150	SMBUS_SMC_B_S0_SDA	0.150
SMBUS_SMC_C_S0_SCL	0.150	SMBUS_SMC_C_S0_SCL	0.150
SMBUS_SMC_C_S0_SDA	0.150	SMBUS_SMC_C_S0_SDA	0.150
SMBUS_SMC_D_S0_SCL	0.150	SMBUS_SMC_D_S0_SCL	0.150
SMBUS_SMC_D_S0_SDA	0.150	SMBUS_SMC_D_S0_SDA	0.150
SMBUS_SMC_B3A_SCL	0.150	SMBUS_SMC_B3A_SCL	0.150
SMBUS_SMC_B3A_SDA	0.150	SMBUS_SMC_B3A_SDA	0.150
SMBUS_SMC_MOUNT_SCL	0.150	SMBUS_SMC_MOUNT_SCL	0.150
SMBUS_SMC_MOUNT_SDA	0.150	SMBUS_SMC_MOUNT_SDA	0.150

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
CHRG_CSI_P	1.201 DIFFPAIR	CHRG_CSI_P	
CHRG_CSI_N	1.201 DIFFPAIR	CHRG_CSI_N	
CHRG_CSD_P	1.201 DIFFPAIR	CHRG_CSD_P	
CHRG_CSD_N	1.201 DIFFPAIR	CHRG_CSD_N	

D

D

C


C

B

B

A

A

SYNC MASTER=K24_MLB		SYNC DATE=04/06/2009	
<b>SMC Constraints</b>			
 Apple Inc.		DRAWING NUMBER 051-7982	SIZE D
		REVISION D.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 106 OF 109	SHEET 75 OF 77

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DIFFPAIR	*	-STANDARD	-STANDARD	-STANDARD	-STANDARD	0.1 MM	0.1 MM

K84 SENSOR NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
*****		CHSR_CSD_B_P	56
*****		CHSR_CSD_B_N	56
*****		CPPTIMINGS_D2_P	42
*****		CPPTIMINGS_D2_N	42
*****		CPU_THERMD_P	10 42
*****		CPU_THERMD_N	10 42
*****		ISNS_CSDVTT_P	41
*****		ISNS_CSDVTT_N	41
*****		ISNS_HDD_P	34 47
*****		ISNS_HDD_N	34 47
*****		ISNS_HDD_B_P	47
*****		ISNS_HDD_B_N	47
*****		MCPTIMINGS_D2_P	42
*****		MCPTIMINGS_D2_N	42
*****		NCP_THERMLOCK_P	21 42
*****		NCP_THERMLOCK_N	21 42
*****		ISNS_CSD_P	34 47
*****		ISNS_CSD_N	34 47
*****		ISNS_CSD_B_P	47
*****		ISNS_CSD_B_N	47
*****		ISNS_AIRPORT_P	30 47
*****		ISNS_AIRPORT_N	30 47
*****		ISNS_AIRPORT_B_P	47
*****		ISNS_AIRPORT_B_N	47
*****		ISNS_IV5_B3_P	47 58
*****		ISNS_IV5_B3_N	47 58
*****		ISNS_IV5_B3_B_P	47
*****		ISNS_IV5_B3_B_N	47
*****		ISNS_ICDRMLT_P	47 68
*****		ISNS_ICDRMLT_N	47 68

D

D

C

C

B

B

A

A

SYNC MASTER=K24 MLB		SYNC DATE=01/19/2009	
K84 SPECIAL CONSTRAINTS			
Apple Inc.		DRAWING NUMBER	051-7982
		REVISION	D.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	107 OF 109
		SHEET	76 OF 77

8

7

6

5

4

3

2

1

K84 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS				BOARD AREAS			BOARD UNITS (MIL. OR MM)	ALLEGRO VERSION
TOP, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, BOTTOM				NO_TYPE, BGA_P10M			MM	16.5.1
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
DEFAULT	*	Y	<math>+50_{\text{OHR\_SE}}</math>	0.100MM	30 MM	0 MM	0 MM	
STANDARD	*	Y	-DEFAULT	-DEFAULT	12.7 MM	-DEFAULT	-DEFAULT	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
55_OHM_SE	TOP, BOTTOM	Y	0.590 MM	0.090 MM				
55_OHM_SE	*	Y	0.576 MM	0.076 MM	-STANDARD	-STANDARD	-STANDARD	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
50_OHM_SE	TOP, BOTTOM	Y	0.115 MM	0.115 MM				
50_OHM_SE	*	Y	0.076 MM	0.076 MM	-STANDARD	-STANDARD	-STANDARD	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.100 MM				
40_OHM_SE	*	Y	0.126 MM	0.100 MM	-STANDARD	-STANDARD	-STANDARD	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
2704_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.310 MM				
2704_OHM_SE	*	Y	0.222 MM	0.222 MM	-STANDARD	-STANDARD	-STANDARD	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
70_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD	
70_OHM_DIFF	103, 104, 109, 110, 111	Y	0.151 MM	0.100 MM	-STANDARD	0.234 MM	0.234 MM	
70_OHM_DIFF	TOP, BOTTOM	Y	0.185 MM	0.100 MM		0.200 MM	0.200 MM	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
90_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD	
90_OHM_DIFF	103, 104, 109, 110, 111	Y	0.595 MM	0.095 MM		0.234 MM	0.234 MM	
90_OHM_DIFF	TOP, BOTTOM	Y	0.112 MM	0.112 MM		0.220 MM	0.220 MM	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
100_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD	
100_OHM_DIFF	103, 104, 109, 110, 111	Y	0.975 MM	0.075 MM		0.244 MM	0.244 MM	
100_OHM_DIFF	TOP, BOTTOM	Y	0.091 MM	0.091 MM		0.230 MM	0.230 MM	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
100_OHM_DIFF_NED	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD	
100_OHM_DIFF_NED	103, 104, 109, 110, 111	Y	0.583 MM	0.083 MM		0.400 MM	0.400 MM	
100_OHM_DIFF_NED	TOP, BOTTOM	Y	0.095 MM	0.095 MM		0.400 MM	0.400 MM	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
110_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD	
110_OHM_DIFF	103, 104, 109, 110, 111	Y	0.975 MM	0.075 MM		0.330 MM	0.330 MM	
110_OHM_DIFF	TOP, BOTTOM	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
1:1_DIFFPAIR	*	Y	-STANDARD	-STANDARD	-STANDARD	0.1 MM	0.1 MM	


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	-DEFAULT	?
BGA_P10M	*	-DEFAULT	?
BGA_P20M	*	-DEFAULT	?
BGA_P30M	*	-DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	TOP, BOTTOM	0.140 MM	?
3X_DIELECTRIC	TOP, BOTTOM	0.210 MM	?
4X_DIELECTRIC	TOP, BOTTOM	0.280 MM	?
5X_DIELECTRIC	TOP, BOTTOM	0.350 MM	?
2X_DIELECTRIC	*	0.126 MM	?
3X_DIELECTRIC	*	0.189 MM	?
4X_DIELECTRIC	*	0.252 MM	?
5X_DIELECTRIC	*	0.315 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA_P10M	BGA_P10M
MEM_CLK	*	BGA_P10M	BGA_P20M
CLK_PSB	*	BGA_P10M	BGA_P20M
CLK_LPC	*	BGA_P10M	BGA_P20M
CLK_PC1	*	BGA_P10M	BGA_P20M
CLK_PCIE	*	BGA_P10M	BGA_P20M
CLK_SLOW	*	BGA_P10M	BGA_P20M
FSB_DTB	FSB_DTB	BGA_P10M	BGA_P30M

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_40S	BGA_P10M	STANDARD
MEM_40S_VDD	BGA_P10M	STANDARD

SYNC MASTER=K24 MLB		SYNC DATE=01/19/2009	
PAGE TITLE <b>K84 RULE DEFINITIONS</b>			
 Apple Inc.	DRAWING NUMBER	051-7982	SIZE D
	REVISION	D.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	109 OF 109
		SHEET	77 OF 77