



- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

www.qdzbwx.com

SCHEM, MLB, D1

8/8/12

REV	ECN	DESCRIPTION OF REVISION	CK APPD
<REV>	<ECN>	<ECO_DESCRIPTION>	<ECODATE>

Page	Contents	Sync	Date
1	Table of Contents	MASTER	MASTER
2	System Block Diagram	MASTER	02/15/2011
3	Power Block Diagram	K17 KEP	06/30/2009
4	Revision History	MASTER	MASTER
5	BOM Configuration	MASTER	MASTER
6	BOM Configuration	MASTER	MASTER
7	Functional / ICT Test	MASTER	MASTER
8	Power Aliases	MASTER	MASTER
9	Signal Aliases	D1_MLB_TEST	01/27/2012
10	CPU DMI/PEG/FDI/RSVD	J30_MLB	07/14/2011
11	CPU CLOCK/MISC/JTAG	J30_MLB	07/14/2011
12	CPU DDR3 INTERFACES	J30_MLB	07/14/2011
13	CPU POWER	J30_MLB	07/14/2011
14	CPU GROUNDS	J30_MLB	07/14/2011
15	CPU DECOUPLING-I	MASTER	MASTER
16	CPU DECOUPLING-II	MASTER	MASTER
17	PCH SATA/PCIe/CLK/LPC/SPI	J13_MLB	09/15/2011
18	PCH DMI/FDI/PM/Graphics	J13_MLB	09/15/2011
19	PCH PCI/USB/TP/RSVD	J13_MLB	09/15/2011
20	PCH GPIO/MISC/NCTF	J13_MLB	09/15/2011
21	PCH POWER	J13_MLB	09/15/2011
22	PCH GROUNDS	J13_MLB	09/15/2011
23	PCH DECOUPLING	J13_MLB	09/15/2011
24	CPU & PCH XDP	J30_MLB	07/14/2011
25	Chipset Support	MASTER	MASTER
26	USB HUB & MUX	J5_AMD	08/17/2011
27	CPU Memory S3 Support	J5_MLB	07/29/2011
28	DDR3 SDRAM Bank A (Rank 0)	J5_MLB	07/14/2011
29	DDR3 SDRAM Bank B (Rank 0)	J5_MLB	07/14/2011
30	DDR3 Termination	MASTER	MASTER
31	DDR3/FRAMEBUF VREF MARGINING	J5_MLB	07/29/2011
32	ALS/CAMERA CONNECTOR	MASTER	MASTER
33	Thunderbolt Host (1 of 2)	J5_MLB_KEPLER	11/14/2011
34	Thunderbolt Host (2 of 2)	J5_MLB_KEPLER	11/14/2011
35	Thunderbolt Power Support	J5_MLB_KEPLER	11/14/2011
36	RIO CONNECTORS	MASTER	MASTER
37	SSD/HDD Connectors	MASTER	MASTER
38	USB 3.0 CONNECTORS	J5_AMD	08/24/2011
39	SMC	D1_SENSORS	02/20/2012
40	SMC Support	D1_SENSORS	02/20/2012
41	LPC+SPI Debug Connector	D1_SENSORS	02/20/2012
42	SMBus Connections	MASTER	MASTER
43	Power Sensor: Load Side	D1_SENSORS	02/20/2012
44	Power Sensor: High Side	D1_SENSORS	02/20/2012
45	Thermal Sensors	D1_SENSORS	02/20/2012

Page	Contents	Sync	Date
46	Fan Connectors	J5_MLB	07/29/2011
47	KEYBOARD/TRACKPAD (1 OF 2)	D2_MLB_KEPLER	12/08/2011
48	KEYBOARD/TRACKPAD (2 OF 2)	D2_MLB_KEPLER	12/08/2011
49	DIGITAL ACCELEROMETER & GYRO	J5_MLB	07/29/2011
50	SPI ROM	J13_MLB	01/20/2012
51	AUDIO: CODEC/REGULATOR	D1_AUDIO	06/06/2012
52	AUDIO: HEADPHONE FILTER	D1_AUDIO	06/06/2012
53	AUDIO: SPEAKER AMP	D1_AUDIO	06/06/2012
54	AUDIO: JACK	D1_AUDIO	06/06/2012
55	AUDIO: JACK TRANSLATORS	D1_AUDIO	06/06/2012
56	DC-In & Battery Connectors	MASTER	MASTER
57	PBus Supply & Battery Charger	MASTER	MASTER
58	System Agent Supply	MASTER	MASTER
59	5V / 3.3V Power Supply	MASTER	MASTER
60	1.5V DDR3 Supply	MASTER	MASTER
61	CPU IMVP7 & AXG VCore Regulator	MASTER	MASTER
62	CPU IMVP7 & AXG VCore Output	MASTER	MASTER
63	CPUVCCIO (1.05V) Power Supply	MASTER	MASTER
64	Misc Power Supplies	MASTER	MASTER
65	Power FETs	MASTER	MASTER
66	Power Control 1/ENABLE	MASTER	MASTER
67	eDP Display Connector	D1_SENSORS	07/11/2012
68	DDC Crossbar	MASTER	MASTER
69	Thunderbolt Connector A	J5_MLB_KEPLER	11/14/2011
70	Thunderbolt Connector B	J5_MLB_KEPLER	11/14/2011
71	LCD Backlight Driver (LP8545)	J5_MLB_KEPLER	09/21/2011
72	CPU Constraints	J5_MLB	09/13/2011
73	Memory Constraints	J5_MLB	09/13/2011
74	PCH Constraints 1	J5_MLB_KEPLER	09/21/2011
75	PCH Constraints 2	J5_MLB	07/29/2011
76	Thunderbolt Constraints	T29_CR	08/31/2011
77	SMC Constraints	J5_MLB	07/29/2011
78	Project Specific Constraints	J5_MLB	07/29/2011
79	PCB Rule Definitions	J5_MLB	07/29/2011
80	Power Sensors: Extended	D1_SENSORS	07/11/2012

Schematic / PCB #'s


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-9216	1	SCHEM, MLB, D1	SCH	CRITICAL	
820-3462	1	PCBF, MLB (NEW), D1	PCB	CRITICAL	

DRAWING
 TITLE=MLB
 ABBREV=ABBREV
 PART_MODIFIED_BY=THU 9/12/12 10:09 2012

DRAWING TITLE		SCHEM, MLB, D1	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	1 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	1 OF 80
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




www.qdzbwx.com



SYNC MASTER=MASTER		SYNC DATE=02/15/2011	
PAGE TITLE			
System Block Diagram			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	2 OF 132
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	2 OF 80
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D1 POWER SYSTEM ARCHITECTURE



www.qdzbwx.com

SYNC MASTER=K17_REF		SYNC DATE=06/30/2009	
PAGE TITLE			
Power Block Diagram			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	3 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	3 OF 80
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



8 7 6 5 4 3 2 1

D
C
B
A

D
C
B
A

www.chinafix.com

SYNC MASTER=MASTER		SYNC DATE=MASTER	
Revision History			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
PAGE		4 OF 132	
SHEET		4 OF 80	

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

8 7 6 5 4 3 2 1



8 7 6 5 4 3 2 1

BOM Variants

Table with columns: BOM NUMBER, BOM NAME, BOM OPTIONS. Lists various BOM variants for PCBA, CPU, and RAM components.

Bar Code Labels / EEE #'s

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists bar code labels and their corresponding BOM options.

Alternate Parts

Table with columns: PART NUMBER, ALTERNATE FOR PART NUMBER, BOM OPTION, REF DES, COMMENTS. Lists alternate parts for various BOM options.

Module Parts

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists module parts for various BOM options.

D1 BOM GROUPS

Table with columns: BOM GROUP, BOM OPTIONS. Lists D1 BOM groups and their options.

DDR3 SPD STRAPPINGS

Table with columns: BOM GROUP, BOM OPTIONS. Lists DDR3 SPD strappings and their options.

Module Parts

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists module parts for various BOM options.

BOM Configuration box containing Apple Inc. logo, drawing number, revision, and a notice of proprietary property.

8 7 6 5 4 3 2 1



8 7 6 5 4 3 2 1

D
C
B
A

D
C
B
A

PD Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
860-1533	1	STDOFF, BMU, TOPSIDE, D1, SM	J6950_63	CRITICAL	
860-1530	1	STDOFF-1.9D2.93H-TW-0.85-1.2	J6950_64	CRITICAL	
860-1529	1	STDOFF-1.80D1.53H-SM	J6950_65	CRITICAL	
825-7841	1	LBL, PART CONFIG, BOARDS, D2	CONFIG_LABEL	CRITICAL	
946-4350	1	D1 MLB LOCTITE UV GLUE 180024/S 0.24G	EDGE_BOND	CRITICAL	

DEVELOPMENT/BASE BOMS

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-4094	1	D1 MLB DEVELOPMENT BOM	DEVEL	CRITICAL	DEVEL_BOM
607-9189	1	D1 MLB BASE BOM	BASE	CRITICAL	BASE_BOM

SMC

34183528	1	00_SMC12_PROD00_01	U4900	CRITICAL	SMC_PROD00
34183404	1	00_SMC_DEVELOPMENT_P1B_01	U4900	CRITICAL	SMC_PROD1B
34183405	1	00_SMC_DEVELOPMENT_P1B_01	U4900	CRITICAL	SMC_PROD1B
34183406	1	00_SMC_DEVELOPMENT_P1B_01	U4900	CRITICAL	SMC_PROD1B

EFI ROM

34183571	1	00_EFI_ROM_PROD00_01	U6100	CRITICAL	BOOTROM_PROD00
34183603	1	00_EFI_ROM_P1B_01	U6100	CRITICAL	BOOTROM_PROD1B
34183636	1	00_EFI_ROM_P1B2_01	U6100	CRITICAL	BOOTROM_PROD1B2
34183650	1	00_EFI_ROM_P1B3_01	U6100	CRITICAL	BOOTROM_PROD1B3
3418XXXX	1	00_EFI_ROM_P1B2_01	U6100	CRITICAL	BOOTROM_PROD1B2
34183667	1	00_EFI_ROM_P1B3_01	U6100	CRITICAL	BOOTROM_PROD1B3

Programmables - All builds

33580809	1	64 MBIT SPI SERIAL SERIAL 1/0 FLASH_MEMORY	U6100	CRITICAL	BOOTROM_BLANK
33580803	1	64 MBIT SPI SERIAL SERIAL 1/0 FLASH_MEMORY	U6100	CRITICAL	BOOTROM_BLANK
34183670	1	00_TP_PROD_V224_P1B_01	U5701	CRITICAL	TPAD_PROD1B
33782983	1	00_TP_PROD_QFN_BLANK	U5701	CRITICAL	TPAD_PROD1B
34183668	1	00_TSTRON_CK_V14_1_01_P1B	U3690	CRITICAL	TSTRON1_PROD
33580865	1	00_TSTRON_SERIAL_BOM_0010	U3690	CRITICAL	TSTRON1_PROD
33881098	1	00_SMC12-AS_LANGLANGSERVICES	U4900	CRITICAL	SMC_BLANK
998-3919	1	SOCKET, SMC12	J4900	CRITICAL	SMC_SOCKET

SYNC MASTER=MASTER SYNC DATE=MASTER

BOM Configuration


Apple Inc.

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


PAGE 6 OF 132
 SHEET 6 OF 80

8 7 6 5 4 3 2 1



TBT Rails (off when no cable)

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
Power Aliases		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	8 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	8 OF 80
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



EDP signals

79 67 DP INT AUX C P == TP EDP AUX P 10
 MAKE_BASE=TRUE
 79 67 DP INT AUX C N == TP EDP AUX N 10
 MAKE_BASE=TRUE
 79 67 DP INT ML C P<3..0> == TP EDP TX P<3..0> 10
 MAKE_BASE=TRUE
 79 67 DP INT ML C N<3..0> == TP EDP TX N<3..0> 10
 MAKE_BASE=TRUE

CPU signals

27 MEMVTT EN == DDRVTT EN 27 60
 MAKE_BASE=TRUE

T29 Signals Through PEG

75 33 7 PCIE TBT D2R P<3..0> == PEG D2R P<11..8> 10
 MAKE_BASE=TRUE
 75 33 7 PCIE TBT D2R N<3..0> == PEG D2R N<11..8> 10
 MAKE_BASE=TRUE
 75 33 7 PCIE TBT R2D C P<3..0> == PEG R2D C P<11..8> 10
 MAKE_BASE=TRUE
 75 33 7 PCIE TBT R2D C N<3..0> == PEG R2D C N<11..8> 10
 MAKE_BASE=TRUE

SD PWR EN PCH == ENET LOW PWR PCH 20 24 25
 MAKE_BASE=TRUE
 SD PWR EN == ENET LOW PWR 25
 MAKE_BASE=TRUE
 TP FW PWR EN == FW PWR EN 25
 MAKE_BASE=TRUE

NC CPU THERMDN == CPU THERMD N 10 78
 MAKE_BASE=TRUE NO_TEST=TRUE
 NC CPU THERMDP == CPU THERMD P 10 78
 MAKE_BASE=TRUE NO_TEST=TRUE
 NC LCD FSS == LCD FSS 67
 MAKE_BASE=TRUE NO_TEST=TRUE
 NC PCIE CLK100M SSDN == PCIE CLK100M SSD N 7 17 75
 MAKE_BASE=TRUE TRUE
 NC PCIE CLK100M SSDP == PCIE CLK100M SSD P 7 17 75
 MAKE_BASE=TRUE TRUE
 NC PCIE CLK100M FWN == PCIE CLK100M FW N 7 17 75
 MAKE_BASE=TRUE TRUE
 NC PCIE CLK100M FWP == PCIE CLK100M FW P 7 17 75
 MAKE_BASE=TRUE TRUE

71 7 LCD BKLIT PWM == LVDS IG BKL PWM 18
 MAKE_BASE=TRUE
 71 LCD BKLIT EN == LVDS IG BKL ON 18
 MAKE_BASE=TRUE
 67 LCD PWR EN == LVDS IG PANEL PWR 18
 MAKE_BASE=TRUE

Unused PEG signals

NC PEG D2RP<15..12> == PEG D2R P<15..12> 10
 MAKE_BASE=TRUE NO_TEST=TRUE
 NC PEG D2RN<15..12> == PEG D2R N<15..12> 10
 MAKE_BASE=TRUE NO_TEST=TRUE
 NC PEG R2D CP<15..12> == PEG R2D C P<15..12> 10
 MAKE_BASE=TRUE NO_TEST=TRUE
 NC PEG R2D CN<15..12> == PEG R2D C N<15..12> 10
 MAKE_BASE=TRUE NO_TEST=TRUE

NC PCIE FW D2RN == PCIE FW D2R N 17
 MAKE_BASE=TRUE NO_TEST=TRUE
 NC PCIE FW D2RP == PCIE FW D2R P 17
 MAKE_BASE=TRUE NO_TEST=TRUE
 NC PCIE FW R2D CN == PCIE FW R2D C N 17
 MAKE_BASE=TRUE NO_TEST=TRUE
 NC PCIE FW R2D CP == PCIE FW R2D C P 17
 MAKE_BASE=TRUE NO_TEST=TRUE

CR SFF DG v1p0 Table 3-56 mapping for HDMI

79 36 7 HDMI IG CLK C P == TP DP IG B MLP<3> 18
 MAKE_BASE=TRUE
 79 36 7 HDMI IG CLK C N == TP DP IG B MLN<3> 18
 MAKE_BASE=TRUE
 79 36 7 HDMI IG DATA C P<2..0> == TP DP IG B MLP<0..2> 18
 MAKE_BASE=TRUE
 79 36 7 HDMI IG DATA C N<2..0> == TP DP IG B MLN<0..2> 18
 MAKE_BASE=TRUE

Unused GPU signals

NC PEG D2RP<7..0> == PEG D2R P<7..0> 10
 MAKE_BASE=TRUE NO_TEST=TRUE
 NC PEG D2RN<7..0> == PEG D2R N<7..0> 10
 MAKE_BASE=TRUE NO_TEST=TRUE
 NC PEG R2D CP<7..0> == PEG R2D C P<7..0> 10
 MAKE_BASE=TRUE NO_TEST=TRUE
 NC PEG R2D CN<7..0> == PEG R2D C N<7..0> 10
 MAKE_BASE=TRUE NO_TEST=TRUE

Unused SATA ODD Signals

NC SATA ODD D2RN == SATA ODD D2R N 17
 MAKE_BASE=TRUE NO_TEST=TRUE
 NC SATA ODD D2RP == SATA ODD D2R P 17
 MAKE_BASE=TRUE NO_TEST=TRUE
 NC SATA ODD R2D CN == SATA ODD R2D C N 17
 MAKE_BASE=TRUE NO_TEST=TRUE
 NC SATA ODD R2D CP == SATA ODD R2D C P 17
 MAKE_BASE=TRUE NO_TEST=TRUE

HDMI IG DDC CLK == DPA IG DDC CLK 18
 MAKE_BASE=TRUE
 HDMI IG DDC DATA == DPA IG DDC DATA 18
 MAKE_BASE=TRUE
 HDMI HPD == DPA IG HPD 18
 MAKE_BASE=TRUE

NC DPA IG AUX CHP == DPA IG AUX CH P 18
 MAKE_BASE=TRUE NO_TEST=TRUE
 NC DPA IG AUX CHN == DPA IG AUX CH N 18
 MAKE_BASE=TRUE NO_TEST=TRUE

Unused Memory Signals

NC MEM A CLKP<1> == MEM A CLK P<1> 12
 MAKE_BASE=TRUE NO_TEST=TRUE
 NC MEM A CLKN<1> == MEM A CLK N<1> 12
 MAKE_BASE=TRUE NO_TEST=TRUE
 NC MEM B CLKP<1> == MEM B CLK P<1> 12
 MAKE_BASE=TRUE NO_TEST=TRUE
 NC MEM B CLKN<1> == MEM B CLK N<1> 12
 MAKE_BASE=TRUE NO_TEST=TRUE

NC PEG CLK100MN == PEG CLK100M N 7 17 75
 MAKE_BASE=TRUE NO_TEST=TRUE
 NC PEG CLK100MP == PEG CLK100M P 7 17 75
 MAKE_BASE=TRUE NO_TEST=TRUE

UNUSED USB SIGNALS

NC USB3 EXTC TXP == USB3 EXTC TX P 19
 MAKE_BASE=TRUE NO_TEST=TRUE
 NC USB3 EXTC TXN == USB3 EXTC TX N 19
 MAKE_BASE=TRUE NO_TEST=TRUE
 NC USB3 EXTC RXP == USB3 EXTC RX P 19
 MAKE_BASE=TRUE NO_TEST=TRUE
 NC USB3 EXTC RXN == USB3 EXTC RX N 19
 MAKE_BASE=TRUE NO_TEST=TRUE
 NC USB EXTCP == USB EXTC P 19
 MAKE_BASE=TRUE NO_TEST=TRUE
 NC USB EXTCPN == USB EXTC N 19
 MAKE_BASE=TRUE NO_TEST=TRUE
 NC USB3 EXTD TXP == USB3 EXTD TX P 19
 MAKE_BASE=TRUE NO_TEST=TRUE
 NC USB3 EXTD TXN == USB3 EXTD TX N 19
 MAKE_BASE=TRUE NO_TEST=TRUE
 NC USB3 EXTD RXP == USB3 EXTD RX P 19
 MAKE_BASE=TRUE NO_TEST=TRUE
 NC USB3 EXTD RXN == USB3 EXTD RX N 19
 MAKE_BASE=TRUE NO_TEST=TRUE
 NC USB EXTD EHCIP == USB EXTD EHCI P 19
 MAKE_BASE=TRUE NO_TEST=TRUE
 NC USB EXTD EHCIN == USB EXTD EHCI N 19
 MAKE_BASE=TRUE NO_TEST=TRUE
 NC USB 4N == TP USB 4N 19
 MAKE_BASE=TRUE NO_TEST=TRUE
 NC USB 4P == TP USB 4P 19
 MAKE_BASE=TRUE NO_TEST=TRUE
 NC USB SDN == TP USB SDN 19
 MAKE_BASE=TRUE NO_TEST=TRUE
 NC USB SDP == TP USB SDP 19
 MAKE_BASE=TRUE NO_TEST=TRUE
 NC USB WLANN == TP USB WLANN 19
 MAKE_BASE=TRUE NO_TEST=TRUE
 NC USB WLANP == TP USB WLANP 19
 MAKE_BASE=TRUE NO_TEST=TRUE
 NC USB BT HSN == TP USB BT HSN 19
 MAKE_BASE=TRUE NO_TEST=TRUE
 NC USB BT HSP == TP USB BT HSP 19
 MAKE_BASE=TRUE NO_TEST=TRUE
 NC USB 12N == TP USB 12N 19
 MAKE_BASE=TRUE NO_TEST=TRUE
 NC USB 12P == TP USB 12P 19
 MAKE_BASE=TRUE NO_TEST=TRUE
 NC USB 13N == TP USB 13N 19
 MAKE_BASE=TRUE NO_TEST=TRUE
 NC USB 13P == TP USB 13P 19
 MAKE_BASE=TRUE NO_TEST=TRUE

PP3V3 S0 PWRCTL

R0991 10K
 1/20W
 2012

Unused PGOOD signal


CPUI MVP AXG PGOOD

NC PCH GPIO64 CLKOUTFLEX0 == TP PCH GPIO64 CLKOUTFLEX0 17
 MAKE_BASE=TRUE
 NC PCH GPIO65 CLKOUTFLEX1 == TP PCH GPIO65 CLKOUTFLEX1 17
 MAKE_BASE=TRUE
 NC PCH GPIO66 CLKOUTFLEX2 == TP PCH GPIO66 CLKOUTFLEX2 17
 MAKE_BASE=TRUE
 NC PCH GPIO67 CLKOUTFLEX3 == TP PCH GPIO67 CLKOUTFLEX3 17
 MAKE_BASE=TRUE

USB SIGNALS

74 36 7 USB BT P == USBHUB DN1 P 26
 MAKE_BASE=TRUE
 74 36 7 USB BT N == USBHUB DN1 N 26
 MAKE_BASE=TRUE
 74 47 USB TPAD P == USBHUB DN2 P 26
 MAKE_BASE=TRUE
 74 47 USB TPAD N == USBHUB DN2 N 26
 MAKE_BASE=TRUE
 74 39 USB SMC P == USBHUB DN3 P 26
 MAKE_BASE=TRUE
 74 39 USB SMC N == USBHUB DN3 N 26
 MAKE_BASE=TRUE
 74 39 PU USBHUB DN4 P == USBHUB DN4 P 26
 MAKE_BASE=TRUE
 74 39 PU USBHUB DN4 N == USBHUB DN4 N 26
 MAKE_BASE=TRUE



TP P1V5S3RS0 RAMP DONE == P1V5S3RS0 RAMP DONE 65
 MAKE_BASE=TRUE
 TP DDRREG PGOOD == DDRREG PGOOD 60
 MAKE_BASE=TRUE



Signal Aliases		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	9 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	9 OF 80
I I NOT TO REPRODUCE OR COPY IT			
I I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
I V ALL RIGHTS RESERVED			

SYNC MASTER=D1 MLB TEST SYNC DATE=01/27/2012
 PAGE TITLE

NOTE: Intel provides an internal pull-up of 5-15k to VCCIO on all CFG signals.



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0066	1	RES,MTL,1206,1/16W,1K,0402,090,LF	R1031		EDP:YES
116S0090	1	RES,MTL,1206,1/16W,1K,0402,090,LF	R1031		EDP:NO

Intel Doc 460452 ChiefRiver Platform design guild rev1.0 section 2.2.12 recommendation.

NOTE: edp_COMPIO and edp_ICOMPO can not be left floating even if Internal Graphics is disabled since they are shared with other interfaces.

NOTE: The EDP HPD processor input is a low voltage active low signal. Therefore, an inverting level shifter is required on the motherboard to convert the active high signal from Embedded DisplayPort sink device to low voltage signals for the processor (refer to latest Processor EDS for DC specifications).
If HPD is disabled while EDP interface is still enabled, connect it to CPU VCCIO via a 10-kOhm pull-up resistor on the motherboard. This signal can be left as no-connect if entire EDP interface is disabled.

FOR IVYBRIDGE PROCESSOR

CFG [7] :PEG DEFER TRAINING 1 = (DEFAULT) IMMEDIATELY AFTER xxRESETB 0 = WAIT FOR BIOS
CFG [6:5] :PCIE BIFURCATION 11 = 1 X16 (DEFAULT) 10 = 2 X8 01 = RSVD 00 = X8, X4, X4
CFG [4] :eDP ENABLE/DISABLE 1 = DISABLED 0 = ENABLED
CFG [3] :PCIE x4 LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED
CFG [2] :PCIE x16 LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED


SYNC MASTER=J30_MLB SYNC DATE=07/14/2011

CPU DMI / PEG / FDI / RSVD


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER: <SCH_NUM>
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 10 OF 132
SHEET: 10 OF 80



SYNC MASTER=J30 MLB		SYNC DATE=07/14/2011	
CPU CLOCK/MISC/JTAG			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	11 OF 132
		SHEET	11 OF 80



SYNC MASTER=J30 MLB		SYNC DATE=07/14/2011	
CPU DDR3 INTERFACES			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	12 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	12 OF 80
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




PLACEMENT NOTE: Please place all sense line resistors on BOTTOM side.

PLACEMENT NOTE: Please place all sense line resistors on BOTTOM side.

PLACEMENT NOTE: Please place all sense line resistors on BOTTOM side.

SYNC MASTER=J30_MLB		SYNC DATE=07/14/2011	
PAGE TITLE			
CPU POWER			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	13 OF 132
		SHEET	13 OF 80




SYNC MASTER=J30_MLB		SYNC DATE=07/14/2011	
PAGE TITLE			
CPU GROUNDS		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<E4LABEL>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		<BRANCH>	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	14 OF 132
IV ALL RIGHTS RESERVED		SHEET	14 OF 80

All INTEL recommendations from Intel doc #458544 Chief River Platform Power Design Guide v0p9

CPU VCORE DECOUPLING


Intel recommendation (Table 7-2): Option 2: 35x 2.2uF, 12x 22uF, 4x 470uF, or Option 3: 35x 2.2uF, 6x 22uF, 6x 330 uF



CPU VCCIO/VCCPQ DECOUPLING

Intel recommendation (Table 7-7): 26x 1uF, 10x 10uF, 2x 330uF


PLACEMENT_NOTE (C1684-C167F):
Place on bottom side of U1000



CPU VCCPLL DECOUPLING

Intel recommendation (table 7-5): 2x 1uF, 1x 330uF


PLACEMENT_NOTE (C1646-C1671):
Place near U1000, AK61: 2.54 mm/NO_VIA



SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
CPU DECOUPLING-I			
	Apple Inc.		DRAWING NUMBER
			<SCH_NUM> D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			REVISION
			<E4LABEL>
			BRANCH
			<BRANCH>
			PAGE
			16 OF 132
			SHEET
			15 OF 80


VAXG DECOUPLING

Intel recommendation (Table 7-4) for GT2 3.9mOhm LL: 11x 1uF, 6x 10uF, 6x 22uF, 2x 470uF




CPU VDDQ/VCCDQ DECOUPLING

Intel recommendation (Table 7-11): 10x 1uF, 8x 10uF, 1x 330uF










CPU VCCSA DECOUPLING

Intel recommendation (Table 7-9): 5x 1uF, 5x 10uF, 1x 330uF



SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
CPU DECOUPLING-II			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	
		PAGE	17 OF 132
		SHEET	16 OF 80




Unused clock terminations for FCIM Mode

R1876	10K	1	2	5%	1/20W	MF	201	JTAG ISP TMS	17 20
R1877	4.7K	1	2	5%	1/20W	MF	201	PCH SPKR	17
R1878	10K	1	2	5%	1/20W	MF	201	PCH SATALED L	17
R1834	10K	1	2	5%	1/20W	MF	201	DP AUXCH ISOL	24 25
R1833	10K	1	2	5%	1/20W	MF	201	SATARDVR EN	24
R1842	10K	1	2	5%	1/20W	MF	201	FW CLKREO L	17
R1869	10K	1	2	5%	1/20W	MF	201	AP CLKREO L	17 36
R1844	10K	1	2	5%	1/20W	MF	201	EXCARD CLKREO L	17
R1845	10K	1	2	5%	1/20W	MF	201	JTAG DPMUXUC TRST L	17
R1847	10K	1	2	5%	1/20W	MF	201	ENET CLKREO L	17 36
R1814	10K	2	1	5%	1/20W	MF	201	PEG CLKREO L	17
R1815	10K	1	2	5%	1/20W	MF	201	TBT CLKREO L	17 35
R1843	10K	1	2	5%	1/20W	MF	201	SSD CLKREO L	17
R1846	10K	1	2	5%	1/20W	MF	201	PEGCLKROA L GPIO47	17
R1848	10K	1	2	5%	1/20W	MF	201	PEGCLKROB L GPIO56	17
R1853	10K	1	2	5%	1/20W	MF	201	SMBUS PCH ALERT L	17
R1854	10K	1	2	5%	1/20W	MF	201	USB EXTB SEL XHCI	17 36
R1855	10K	1	2	5%	1/20W	MF	201	USB EXTD SEL XHCI	17
R1879	10K	1	2	5%	1/20W	MF	201	ENET MEDIA SENSE RDIV	17

Connect to ENET_MEDIA_SENSE via alias if HDA = 3.3V.
Connect to ENET_MEDIA_SENSE via 12K R if HDA = 1.5V.
If HDA = S0, must also ensure that signal cannot be high in S3.

PAGE TITLE		SYNC DATE=09/15/2011	
PCH SATA/PCie/CLK/LPC/SPI		DRAWING NUMBER	<SCH_NUM> D
Apple Inc.		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	18 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	17 OF 80
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=J13 MLB		SYNC DATE=09/15/2011	
PCH DMI/FDI/PM/Graphics			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	19 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	18 OF 80
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			














8 7 6 5 4 3 2 1

OMIT_TABLE

NCX	TP	U1800
NCX BH24	TP1	PCH-PPT-MB-SFF-ES1
NCX BK24	TP2	BGA
NCX BH20	TP3	QP8D-MM915462
NCX BK16	TP4	(5 OF 10)
NCX BH16	TP5	
NCX AN42	TP6	
NCX AN40	TP7	
NCX AR40	TP8	
NCX AR42	TP9	
NCX D20	TP10	
NCX M30	TP11	
NCX E3	TP12	
NCX AM4	TP13	
NCX AT4	TP14	
NCX AT2	TP15	
NCX AD10	TP16	
NCX B24	TP17	
NCX D24	TP18	
NCX AD44	TP19	
NCX AD46	TP20	
NCX BJ48	TP21	
NCX BL7	TP22	
NCX W40	TP23	
NCX K30	TP24	

AU6	XNC
AU8	XNC
AW1	XNC
AW3	XNC
AY2	XNC
AY4	XNC
AY6	XNC
AY8	XNC
BA1	XNC
BA3	XNC
BB6	XNC
BC1	XNC
BC3	XNC
BD2	XNC
BD4	XNC
BE1	XNC
BE3	XNC
BE6	XNC
BF6	XNC
BF7	XNC
BG1	XNC
BG3	XNC
BH3	XNC
BH4	XNC
BJ4	XNC
BJ5	XNC
BJ7	XNC
BK6	XNC
BL5	XNC



SYNC MASTER=J13 MLB		SYNC DATE=09/15/2011	
PCH PCI/USB/TP/RSVD			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	20 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	19 OF 80
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			







8 7 6 5 4 3 2 1




BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H

Systems with no chip-down memory should pull all 4 RAMCFG GPIOs high.
Systems with chip-down memory should add pull-downs on another page and set straps per software.


R2574 is 1K series resistor between U2100 output and PCH input to reduce the current between the two drivers..




SYNC MASTER=J13_MLB		SYNC DATE=09/15/2011	
PCH GPIO/MISC/NCTF			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	21 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	20 OF 80
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=J13 MLB		SYNC DATE=09/15/2011	
PCH POWER			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	22 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	21 OF 80
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=J13 MLB		SYNC DATE=09/15/2011	
PCH GROUNDS			
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	23 OF 132
		SHEET	22 OF 80



PAGE TITLE		SYNC MASTER=T13 MLB		SYNC DATE=09/15/2011	
PCB DECOUPLING					
		DRAWING NUMBER		SIZE	
		<SCH_NUM>		D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION		BRANCH	
		<E4LABEL>		<BRANCH>	
		PAGE		SHEET	
		24 OF 132		23 OF 80	



NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.

NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.

(R2560-R2563)

XDP_CPU:BPM

XDP BPM L<4>	R2560	0	1	2	5%	1/20W	MF	201
XDP BPM L<5>	R2561	0	1	2	5%	1/20W	MF	201
XDP BPM L<6>	R2562	0	1	2	5%	1/20W	MF	201
XDP BPM L<7>	R2563	0	1	2	5%	1/20W	MF	201

(R2564-R2567)

XDP_CPU:CFG

CPU CFG<12>	R2564	0	1	2	5%	1/20W	MF	201
CPU CFG<13>	R2565	0	1	2	5%	1/20W	MF	201
CPU CFG<14>	R2566	0	1	2	5%	1/20W	MF	201
CPU CFG<15>	R2567	0	1	2	5%	1/20W	MF	201

XDP

CPU PWRGD	R2500	1K	1	2	5%	1/20W	MF	201
PM PWRBTN L	R2502	0	1	2	5%	1/20W	MF	201
CPU CFG<0>	R2501	1K	1	2	5%	1/20W	MF	201
PM PCH SYS PWROK	R2504	330	1	2	5%	1/20W	MF	201

(R2520-R2537)

XDP PCH SIGNALS

XDP DA0 USB EXTA OC L	R2520	33	1	2	5%	1/20W	MF	201
XDP DA1 USB EXTB OC L	R2521	33	1	2	5%	1/20W	MF	201
XDP DA2 USB EXTC OC L	R2522	33	1	2	5%	1/20W	MF	201
XDP DA3 USB EXTD OC L	R2523	33	1	2	5%	1/20W	MF	201
XDP DB0 USB EXTB OC EHCI L	R2524	33	1	2	5%	1/20W	MF	201
XDP DB1 USB EXTD OC EHCI L	R2525	33	1	2	5%	1/20W	MF	201
XDP DB2 AP PWR EN	R2526	33	1	2	5%	1/20W	MF	201
XDP DB3 SDCONN STATE CHANGE	R2527	33	1	2	5%	1/20W	MF	201
XDP FC0 MEM VDD SEL 1V5 L	R2528	33	1	2	5%	1/20W	MF	201
XDP FC1	R2529	33	1	2	5%	1/20W	MF	201
XDP DC0 ISOLATE CPU MEM L	R2530	33	1	2	5%	1/20W	MF	201
XDP DC1 MXM GOOD	R2531	33	1	2	5%	1/20W	MF	201
XDP DC2 DP AUXCH ISOL	R2532	33	1	2	5%	1/20W	MF	201
XDP DC3 SATARDVR EN	R2533	33	1	2	5%	1/20W	MF	201
XDP DD0 DP GPU TBT SEL	R2534	33	1	2	5%	1/20W	MF	201
XDP DD1 JTAG ISP TCK	R2535	33	1	2	5%	1/20W	MF	201
XDP DD2 AUD IPHS SWITCH EN	R2536	33	1	2	5%	1/20W	MF	201
XDP DD3 ENET LOW PWR	R2537	33	1	2	5%	1/20W	MF	201

PCH/XDP Signal Isolation Notes:

- Following Intel's Debug Prot Design Guid for HR and CR v1.3 doc id 404081.
- Initially, stuffing both 33 and 0 ohms and validate whether it is functional in that state, else add BOM options.
- For isolated GPIOs:
 - 'Output' non-XDP signals require pulls.
 - 'Output' PCH/XDP signals require pulls.


R252x, R253x, R257x and R259x should be placed where signal path needs to split between route from PCH to J2550 and path to non-XDP signal destination.

XDP

ALL SYS PWRGD	R2584	1K	1	2	5%	1/20W	MF	201
PM PWRBTN L	R2585	0	1	2	5%	1/20W	MF	201

TP XDP PCH OBSFN A<0>	OBSFN_A0							
TP XDP PCH OBSFN A<1>	OBSFN_A1							
XDP DA0 USB EXTA OC L	OBSDATA_A0							
XDP DA1 USB EXTB OC L	OBSDATA_A1							
XDP DA2 USB EXTC OC L	OBSDATA_A2							
XDP DA3 USB EXTD OC L	OBSDATA_A3							
TP XDP PCH OBSFN B<0>	OBSFN_B0							
TP XDP PCH OBSFN B<1>	OBSFN_B1							
XDP DB0 USB EXTB OC EHCI L	OBSDATA_B0							
XDP DB1 USB EXTD OC EHCI L	OBSDATA_B1							
XDP DB2 AP PWR EN	OBSDATA_B2							
XDP DB3 SDCONN STATE CHANGE	OBSDATA_B3							
XDP PCH S5 PWRGD	PWRGD/HOOK0							
XDP PCH PWRBTN L	HOOK1							
TP XDP PCH HOOK2	HOOK2							
TP XDP PCH HOOK3	HOOK3							
=SMBUS XDP SDA	SDA							
=SMBUS XDP SCL	SCL							
XDP PCH TCK	TCK1							
	TCK0							

PCH Micro2-XDP



=PP3V3 S5_XDP

OBSFN_C0	XDP FC0 MEM VDD SEL 1V5 L							
OBSFN_C1	XDP FC1							
OBSDATA_C0	XDP DC0 ISOLATE CPU MEM L							
OBSDATA_C1	XDP DC1 MXM GOOD							
OBSDATA_C2	XDP DC2 DP AUXCH ISOL							
OBSDATA_C3	XDP DC3 SATARDVR EN							
OBSFN_D0	TP XDP PCH OBSFN D<0>							
OBSFN_D1	TP XDP PCH OBSFN D<1>							
OBSDATA_D0	XDP DD0 DP GPU TBT SEL							
OBSDATA_D1	XDP DD1 JTAG ISP TCK							
OBSDATA_D2	XDP DD2 AUD IPHS SWITCH EN							
OBSDATA_D3	XDP DD3 ENET LOW PWR							
ITPCLK/HOOK4	TP XDP PCH HOOK4							
ITPCLK/HOOK5	TP XDP PCH HOOK5							
VCC_OBS_CD								
RESET#/HOOK6	XDP PCH TRST L							
DBR#/HOOK7	XDP DBRESET L							
TDO	XDP PCH TDO							
TRSTn	TP XDP PCH TRST L							
TDI	XDP PCH TDI							
TMS	XDP PCH TMS							
XDP_PRESENT#								

NOTE: XDP_DBRESET_L pulled-up to 3.3V on PCH Support Page

=PPVCCIO_S0_XDP

XDP CPU TDO	R2510	51	2	5%	1/20W	MF	201
XDP CPU TDI	R2511	51	2	5%	1/20W	MF	201
XDP CPU TMS	R2512	51	2	5%	1/20W	MF	201
XDP CPU TCK	R2513	51	2	5%	1/20W	MF	201
XDP CPU TRST L	R2514	51	2	5%	1/20W	MF	201

XDP

ITPCLK/HOOK4	XDP CPU CLK100M P							
ITPCLK/HOOK5	XDP CPU CLK100M N							
VCC_OBS_CD								
RESET#/HOOK6	XDP CPURST L							
DBR#/HOOK7	XDP DBRESET L							
XDP								
R2505	1K	1	2	5%	1/20W	MF	201	

Non-XDP Signals

USB EXTA OC L								
USB EXTB OC L								
AP PWR EN								
SDCONN STATE CHANGE								
SATARDVR EN								
ISOLATE CPU MEM L								
DP AUXCH ISOL								
TBT CIO PLUG EVENT ISOL								
MEM VDD SEL 1V5 L								
JTAG ISP TCK								
AUD IPHS SWITCH EN PCH								
ENET LOW PWR PCH								

=PP1V05_SUS_PCH_JTAG

XDP PCH TDO	R2550	51	2	5%	1/20W	MF	201
XDP PCH TDI	R2551	51	2	5%	1/20W	MF	201
XDP PCH TMS	R2552	51	2	5%	1/20W	MF	201
XDP PCH TCK	R2556	51	2	5%	1/20W	MF	201


1K series R on PCH Support Page

SYNC MASTER=J30_MLB		SYNC DATE=07/14/2011	
PAGE TITLE		DRAWING NUMBER	
CPU & PCH XDP		<SCH_NUM>	
Apple Inc.		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		25 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		24 OF 80	




8 7 6 5 4 3 2 1


GPIO Glitch Prevention




PCH Reset Button




Platform Reset Connections




33 MHz Clock Series Termination



SDCONN_STATE_CHANGE ISOLATION




System RTC Power Source & 32kHz / 25MHz Clock Generator



PCH ME Disable Strap

PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q2620 & 5V pull-up allows circuit to work regardless of HDA voltage.



SYNC MASTER=MASTER		SYNC DATE=MASTER	
Chipset Support			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	26 OF 132
		SHEET	25 OF 80

8 7 6 5 4 3 2 1



USB MUX FOR LS/FS INTERNAL DEVICES

BOM GROUP	BOM OPTIONS
HUB_ALLREM	HUB_NONREM1_0, HUB_NONREM0_0
HUB_1NONREM	HUB_NONREM1_0, HUB_NONREM0_1
HUB_2NONREM	HUB_NONREM1_1, HUB_NONREM0_0
HUB_3NONREM	HUB_NONREM1_1, HUB_NONREM0_1

NON_REM 1 : NON_REM 0
 0 : 0
 1 : 1

STRAP PIN CFG
 ALL PORTS ARE REMOVABLE
 PORT 1 IS NON REMOVABLE
 PORT 1&2 ARE NON REMOVABLE
 PORT 1&2&3 ARE NON REMOVABLE


CANNOT INDICATE ALL 4 PORTS ARE NON REMOVABLE ON USB2514B VIA STRAPPING, PROGRAM NON_REMOVABLE DEVICE REGISTER 09H

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0485	1	XTAL, 24MHZ, 60PPM, 16PF, 2.5X2X0.55MM, 9DC	Y2700	CRITICAL	

BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
38S082	1	USB HUB 2514B	U2700	CRITICAL	USBHUB:2514B
38S092	1	USB HUB 2513B	U2700	CRITICAL	USBHUB:2513B
38S098	1	USB HUB 2512B	U2700	CRITICAL	USBHUB:2512B


D1,D2 ENGINEERING: USE USB2513B PRODUCTION: USE USB2512B
 J3X ENGINEERING: USE USB2514B PRODUCTION: USE USB2513B



J5 USES 197S0181 FOR Y2700 DUE TO HEIGHT LIMITATION
 J3X USE 197S0284 FOR Y2700 TO SAVE COST

TO CONNECT TP/KB TO PCH XHCI
 NOSTUFF R5701 & R5702, STUFF R2720 & R2721

USB XHCI/EHCI2 PORT MUX FOR EXT B



SYNC MASTER=J5_AMD		SYNC DATE=08/17/2011	
USB HUB & MUX			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	27 OF 132
		SHEET	26 OF 80


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.
 WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.
 WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.


$$P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L$$

$$MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L$$

$$MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L$$




1V35 S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3





Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	1	1	1
to	1	0	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
4	0	0	1	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	1	1	1	1	1	1	1	1


(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

PAGE TITLE		DRAWING NUMBER	
CPU Memory S3 Support		<SCH_NUM> D	
Apple Inc.		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		28 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		27 OF 80	



SYNC MASTER=J5 MLB		SYNC DATE=07/14/2011	
PAGE TITLE			
DDR3 SDRAM Bank A (Rank 0)			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
I NOT TO REPRODUCE OR COPY IT			
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	29 OF 132
		SHEET	28 OF 80



SYNC MASTER=J5 MLB SYNC DATE=07/14/2011

DDR3 SDRAM Bank B (Rank 0)


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I V ALL RIGHTS RESERVED



DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	31 OF 132
SHEET	29 OF 80



JEDEC 4.20.18 Unbuffered SODIMM Raw Card F spec recommends 36 Ohm term to VTT for CS,CKE,ODT and 36 Ohm for BA,A,RAS,CAS,WE




MEM Clock Termination
Place RC end termination after last DRAM
Place Source Cterm at neckdown at first DRAM



PAGE TITLE		SYNC DATE=MASTER	
DDR3 Termination			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	33 OF 132
		SHEET	30 OF 80



NOTE: Must not enable more than two SO-DIMM margining buffers at once or VRef source may be overloaded.



Page Notes

Power aliases required by this page:
 - =PP3V3_S3_VREFMRGN
 - =PPVTT_S3_DDR_BUF
 - =PPDDR_S3_MEMVREF

Signal aliases required by this page:
 - =I2C_VREFDACS_SCL
 - =I2C_VREFDACS_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA

BOM options provided by this page:
 DDRVREF_DAC - Stuffs Apple margining circuit.
 VREFDQ:LDO - LDO outputs sent to DQ inputs.
 VREFDQ:LDO_DAC - Margined LDO outputs sent to DQ inputs.
 VREFDQ:M1_M3 - CPU margined DDR voltage divider sent to DQ inputs.
 VREFDQ:M1_DAC - DAC margined DDR voltage divider sent to DQ inputs.
 VREFCA:LDO - LDO outputs sent to CA inputs.
 VREFCA:LDO_DAC - DAC margined LDO outputs sent to CA inputs.

RST* on 'platform reset' so that system watchdog will disable margining.
 NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.

NOTE: CPU DAC output step sizes:
 DDR3 (1.5V) 7.70mV per step
 DDR3L (1.35V) 6.99mV per step

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3403,R3405		VREFDQ:LDO
116S0004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3409,R3411		VREFCA:LDO

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0218	4	RES,MTL FILM,1%,1%,0402,SM,LF	R3421,R3422,R3441,R3442		VREFDQ:M1_DAC
114S0171	2	RES,MTL FILM,332,1%,0402,SM,LF	R3404,R3406		VREFDQ:M1_DAC

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% VRef)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value		0.75V (DAC: 0x3A)			1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)			1.000V - 2.000V (+/- 500mV)	1.056V - 1.442V (+/- 180mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)			0.000V - 3.000V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
Vref current:		+3.4mA - -3.4mA (= sourced)			+6.0mA - -6.0mA (= sourced)	+6.0mA - -5.0mA (= - sourced)
DAC step size:		7.69mV / step @ output			8.59mV / step @ output	1.51mV / step @ output


SYNC MASTER=J5_MLB SYNC DATE=07/29/2011

DDR3/FRAMEBUF VREF MARGINING


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM>
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 34 OF 132
 SHEET: 31 OF 80



SYNC MASTER=MASTER		SYNC DATE=MASTER	
ALS/CAMERA CONNECTOR			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
35 OF 132		32 OF 80	




NOTE: The following pins require testpoints:

0 - GPIO_13	8 - GPIO_15
1 - GPIO_1	9 - GPIO_11
2 - GPIO_2	10 - GPIO_14
3 - GPIO_3	11 - GPIO_0
4 - GPIO_5	12 - GPIO_12
5 - PCIE_RST_I_N	13 - GPIO_10
6 - PCIE_RST_2_N	14 - PB_LSTX
7 - PCIE_RST_3_N	15 - PB_LSRX

SYMC PARTS LIST REFERENCE		SYMC DATE: 11/14/2011	
PAGE TITLE			
Thunderbolt Host (1 of 2)			
Apple Inc.		DRAWING NUMBER	SIZE
Apple		<SCH NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<E4LABEL>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	36 OF 132
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	33 OF 80
IV ALL RIGHTS RESERVED			

For unused port, pull CONFIG1, CONFIG2, LSRX, HPD and CIO_SEL low (10k). All other port signals can be NC.



SYMC PARTS: MIB, K5PLR		SYMC DATE: 11/14/2011	
PAGE TITLE: Thunderbolt Host (2 of 2)			
Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
NOTICE OF PROPRIETARY PROPERTY:	REVISION		
	<E4LABEL>		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	BRANCH		
	<BRANCH>		
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	PAGE	37 OF 132	
II NOT TO REPRODUCE OR COPY IT	SHEET	34 OF 80	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


Thunderbolt 15V Boost Regulator

Page Notes

Power aliases required by this page:
 - =PPVIN_SW_TBTBST (8-13V Boost Input)
 - =PP15V_TBT_REG (15V Boost Output)
 - =PP3V3_TBT_P3V3TBTFTET (3.3V FET Input)
 - =PP3V3_TBTLC_FET (3.3V FET Output)
 - =PP3V3_S0_TBTBWRCTL
 - =PP1V05_TBT_P1V05TBTFTET (1.05V FET Input)
 - =PP1V05_TBTLC_FET (1.05V FET Output)

Signal aliases required by this page:
 - =TBT_CLKREQ_L
 - =TBT_RESET_L

BOM options provided by this page:
 TBTBST:Y - Stuffs 15V boost circuitry.



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
13890811	4	CAP,CER,4.7UF,10%,25V,X6S,0603	C3895,C3897,C3898,C3899	CRITICAL	TBTBST:Y

Part	TPS22920
Type	Load Switch
R(on)	8 mOhm Typ
@ 1.05V	11.5 mOhm Max

Thunderbolt Power Support

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
38 OF 132	
SHEET	
35 OF 80	



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0002	4	RES, 00HM, 0201	L4470,L4471,L4473,L4474		

3V S3 WLAN FET



AIRPORT

RIO POWER CONNECTOR

RIO FLEX CONNECTOR

SEL	OUTPUT
L	USB_BT_WAKE
H	USB_BT

Supervisor & CLKFREG # Isolation
Delay = 130 ms +/- 20%


*NOTE: This connector is shielded 70P Hirose Receptacle.

Note: This receptacle mates with the plug with APN 998-4708.


PAGE TITLE		SYNC DATE=MASTER	
RIO CONNECTORS		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	44 OF 132
		SHEET	36 OF 80

C4518 & C4517 Placement Note:
 It is critical that these two should be near
 to U1800 pin AM1 and AM3.

D2R Passive DeEmphasis
 VALUE: 0.0 DB



R2D Passive DeEmphasis
 VALUE: 0.0 DB




SATA GUMSTICK2 CONNECTOR

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
SSD/HDD Connectors			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	45 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	37 OF 80
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

USB Port Power Switch

Left USB Port A




SYNC MASTER=15_AMD		SYNC DATE=08/24/2011	
PAGE TITLE			
USB 3.0 CONNECTORS			
Apple Inc.	DRAWING NUMBER	<SCH_NUM>	SIZE
	REVISION	<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	<BRANCH>	
	PAGE	46 OF 132	
	SHEET	38 OF 80	



NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

D
C
B
A




U4900 LM4FSXAH5BB (1 OF 2)		SMC ADCs					
75 41 17	LPC AD<0>	B13	LPC0AD0	AIN00	E2	SMC ADC0	40
75 41 17	LPC AD<1>	A13	LPC0AD1	AIN01	E1	SMC ADC1	40
75 41 17	LPC AD<2>	C12	LPC0AD2	AIN02	F2	SMC ADC2	40
75 41 17	LPC AD<3>	D11	LPC0AD3	AIN03	F1	SMC ADC3	40
75 25 7	LPC CLK33M_SMC	H12	LPC0CLK	AIN04	B3	SMC ADC4	40
75 41 17	LPC FRAME L	D12	LPC0FRAME*	AIN05	A3	SMC ADC5	40
26	SMC LRESET L	C13	LPC0RESET*	AIN06	B4	SMC ADC6	40
41 17	LPC SERIRQ	(OD) H13	LPC0SERIRQ*	AIN07	A4	SMC ADC7	40
41 18 7	PM_CLKRUN L	(OD) G11	LPC0CLKRUN*	AIN08	B5	SMC ADC8	40
41 18 7	LPC PWRDWN L	(OD) F13	LPC0PDP*	AIN09	A5	SMC ADC9	40
20	SMC_RUNTIME_SCI L	F12	LPC0SCI*	AIN10	B6	SMC ADC10	40
20	SMC_WAKE_SCI L	B12	PK5	AIN11	A6	SMC ADC11	40
77 42	SMBUS_SMC_0_S0_SCL	(OD) E10	T2C0SCL	AIN12	C1	SMC ADC12	40
77 42	SMBUS_SMC_0_S0_SDA	(OD) D13	T2C0SDA	AIN13	C2	SMC ADC13	40
77 42	SMBUS_SMC_1_S0_SCL	(OD) M4	T2C1SCL	AIN14	B1	SMC ADC14	40
77 42	SMBUS_SMC_1_S0_SDA	(OD) N2	T2C1SDA	AIN15	B2	SMC ADC15	40
77 42	SMBUS_SMC_2_S3_SCL	(OD) N8	T2C2SCL	AIN16	G2	SMC ADC16	40
77 42	SMBUS_SMC_2_S3_SDA	(OD) M8	T2C2SDA	AIN17	G1	SMC ADC17	40
77 42	SMBUS_SMC_3_SCL	(OD) L8	T2C3SCL	AIN18	H1	SMC ADC18	40
77 42	SMBUS_SMC_3_SDA	(OD) K8	T2C3SDA	AIN19	H2	SMC ADC19	40
40	SMBUS_SMC_4_ASF_SCL	(OD) N7	T2C4SCL	AIN20	B7	SMC ADC20	40
40	SMBUS_SMC_4_ASF_SDA	(OD) M7	T2C4SDA	AIN21	A7	SMC ADC21	40
42	SMBUS_SMC_5_G3_SCL	(OD) N4	T2C5SCL	AIN22	B8	SMC ADC22	40
42	SMBUS_SMC_5_G3_SDA	(OD) N3	T2C5SDA	AIN23	A8	SMC ADC23	40
44	SMC_FAN_0_CTL	H11	PM6/FAN0PWM0	C0	K2	CPU_PROCHOT L	40 61 72
44	SMC_FAN_0_TACH	L13	PM7/FAN0TACH0	C0+	K1	SMC_VCIO_CPU_DIV2	40
46	SMC_FAN_1_CTL	C11	PM6/FAN0PWM1	C1	L2	SMC_S5_PWRGD_VIN	40
46	SMC_FAN_1_TACH	A12	PM7/FAN0TACH1	PC5/C1+	L1	SPI_DESCRIPTOR_OVERRIDE L	25 40
7	TP_SMC_MPM5_LED_PWR	G3	PM2/FAN0PWM2	T3CCP1/PJ5/C2-	C5	CPU_CATERR L	11 72
7	TP_SMC_MPM5_LED_CHG	D10	PM3/FAN0TACH2	T3CCP0/PJ4/C2+	D5	CPU_THRMTRIP_3V3	40
44	SMC_SYS_KBDLED	L11	PM4/FAN0PWM3	SSI0CLK/PA2	M2	SMC_PM_G2_EN	40 66
44	SMC_T25_EN L	N12	PM5/FAN0TACH3	SSI0FSS/PA3	M3	PM_DSX_PWRGD	40 66
44	SYS_TDM_ONEWIRE	N11	PM6/FAN0PWM4	SSI0RX/PA4	L4	SMC_DELAYED_PWRGD	25 40 66
44	SYS_ONEWIRE	M11	PM7/FAN0TACH4	SSI0TX/PA5	N1	SMC_PROCHOT	40 66
44	HISIDE_ISENSE_OC	J4	PM2/FAN0PWM5	UIRX/B0	F11	SMC_DEBUGPRT_RX L	18 40
44	SMC_ODD_DETECT	J2	PM3/FAN0TACH5	UITX/PB1	E11	SMC_DEBUGPRT_TX L	18 40
44	CPU_PECI_R	C4	PECI0RX	T0CCP0/PB6	F4	SMC_SYS_LED	40
44	SMC_PECI_L	C6	PECI0TX	T0CCP1/PB7	F3	SMC_GFX_THROTTLE L	40
40	SMC_BIL_BUTTON L	M13	PP0/IRQ116	SSI1RX/PF0	M9	SPI_SMC_MISO	40
40	SMC_DP_HPD L	L12	PP1/IRQ117	SSI1TX/PF1	N9	SPI_SMC_MOSI	40
40	SMC_PME_S4_WAKE L	M5	PP2/IRQ118	SSI1CLK/PF2	L10	SPI_SMC_CLK	40
40	SMC_PME_S4_DARK L	J12	PP3/IRQ119	SSI1FSS/PF3	K10	SPI_SMC_CS L	40
66 38 27 18	PM_SLP_S4 L	J13	PP4/IRQ120	PF4	L9	S5_PWRGD	40
66 38 27 18	PM_SLP_S5 L	M6	PP5/IRQ121	PF5	K9	PM_PCH_SYS_PWROK	18 24 66
47 40	SMC_ONOFF L	L6	PP7/IRQ123	WT0CCP0/PG4	K7	SMC_DEBUGPRT_EN L	38
40	ENET_ASF_GPIO	(OD) D4	PQ0/IRQ124	WT0CCP1/PG5	L7	SMC_GFX_OVERTEMP	40
40	SMS_INT L	E4	PQ1/IRQ125	WT2CCP0/PH0	K3	ALL_SYS_PWRGD	24 66
40	SMC_BC_ACOK	F5	PQ2/IRQ126	WT2CCP1/PH1	K4	SMC_THRMTRIP	40
40	G3_POWERON L	N5	PQ3/IRQ127	WT3CCP0/PH4	J3	PM_PWRBTN L	18 24
40	PM_SLP_S3 L	N6	PQ4/IRQ128	WT3CCP1/PH5	H4	PM_SYSRST L	18 25
40	PM_SLP_S4 L	K5	PQ5/IRQ129	WT4CCP0/PH6	H3	MEM_EVENT L	40
40	PM_SLP_S5 L	M6	PQ6/IRQ130	WT4CCP1/PH7	G4	SMC_ADAPTER_EN	18 40 66
40	SMC_RX L	L3	U0RX	T1CCP0/PJ0	C9	SMC_OOB1_RX L	7 37 40
41 40	SMC_TX L	M1	U0TX	T1CCP1/PJ1	B9	SMC_OOB1_TX L	7 37 40
40	USB_SMC_N	E13	USB0DM	T2CCP0/PJ2	A9	IR_RX_OUT_RC	40
40	USB_SMC_P	E12	USB0DP	T2CCP1/PJ3	C8	BDV_BKL_PWM	40
40				WT5CCP1/PM3	H10	SMC_BATLOW L	40 66

NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.

SMC		DRAWING NUMBER		SIZE
Apple Inc.		<SCH_NUM>		D
		REVISION		<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		49 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		39 OF 80
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				


SMC Reset "Button", Supervisor & AVREF Supply




MR1* and MR2* must both be low to cause manual reset.
Used on mobiles to support SMC reset via keyboard.

NOTE: Internal pull-ups are to VIN, not V+.

Debug Power "Buttons"




SMC Crystal Circuit



SMC USB CLOCK REQUIRE THESE CRYSTAL VALUES: 5,6,8,10,12,16,18,20,24,25 MHz

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
197S0486	1	XTAL,12MHZ,30PPM,10PF,3.2X2.5X0.7MM,90C	Y5010	CRITICAL	

Hall Effect pads




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
607-9320	1	SUBASSY,PCBA HALL EFFECT,J4	J5050	CRITICAL	

639-3261 (J4 Hall effect board) reports to 607-9320

- 54 =CHGR ACOK
- 54 =HISIDE ISENSE OC
- 39 SMC ADC0
- 39 SMC ADC1
- 39 SMC ADC2
- 39 SMC ADC3
- 39 SMC ADC4
- 39 SMC ADC5
- 39 SMC ADC6
- 39 SMC ADC7
- 39 SMC ADC8
- 39 SMC ADC9
- 39 SMC ADC10
- 39 SMC ADC11
- 39 SMC ADC12
- 39 SMC ADC13
- 39 SMC ADC14
- 39 SMC ADC15
- 39 SMC ADC16
- 39 SMC ADC17
- 39 SMC ADC18
- 39 SMC ADC19
- 39 SMC ADC20
- 39 SMC ADC22
- 39 SMC ADC23
- 39 SMBUS SMC 4 ASF SCL
- 39 SMBUS SMC 4 ASF SDA
- 39 BDV BKL PWM
- 39 SMC PME S4 DARK L


HDMI HPD ESD PROTECTION




S4 SMC WAKE SOURCES






BATLOW# ISOLATION



SMC12 PECEI SUPPORT




SMC12 SPI SUPPORT




PAGE TITLE		DRAWING NUMBER	SIZE
SMC Support		<SCH_NUM>	D
Apple Inc.		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	50 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	40 OF 80
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


LPC+SPI Connector




SPI Bus Series Termination



SYNC MASTER=D1 SENSORS		SYNC DATE=02/20/2012	
LPC+SPI Debug Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	51 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	41 OF 80
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



PCH "SMLink 1" Connections




SMLink 1 is slave port to access PCH & CPU via PECI.

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
SMBus Connections		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	52 OF 132
		SHEET	42 OF 80




CPU/PCH VCCIO & TBT 1.05V Load Side Current Sense (IC1C)

Gain: 200x, EDP: 20 A
Rsense: 0.001 (R7640)
V across Rsense: 15 mV
SMC ADC: 11




DDR 1.35V S3 (Memory) Current Sense (IM0C)

Gain: 364.9x, EDP: 9 A
Rsense: 0.001 (R5370)
V across Rsense: 9 mV
SMC ADC: 10




SSD Current Sense (ISDC)

Gain: 649.35x, EDP: 5 A (16.5 W)
Rsense: 0.001 (R5370)
V across Rsense: 5 mV
SMC ADC: 06




CPU Core Voltage Sense (VC0C)

Gain: 1x
SMC ADC: 00




AXG Core Voltage Sense (VN0C)

Gain: 1x
SMC ADC: 12




CPU Core Load Side Current Sense (IC0C)

Gain: 161.7x, EDP: 53 A
Rsense: 2x of 0.00075 (R7510, R7520), Rsum: 0.000375
V across Rsense: 19.8 mV
SMC ADC: 01



AXG Core Load Side Current Sense (IN0C)

Gain: 190.6x, EDP: 46 A
Rsense: 2x of 0.00075 (R7550, R7560), Rsum: 0.000375
V across Rsense: 17.25 mV
SMC ADC: 18



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	3	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5349,C5359,C5369		LOADISNS:NO

SYNC MASTER=D1 SENSORS SYNC DATE=02/20/2012

Power Sensor: Load Side


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	53 OF 132
SHEET	43 OF 80


CPU High Side Current Sense (IC0R)

Gain: 50x, EDP: 17.4 A
 Rsense: 0.003 (R5400)
 V across Rsense: 52.2 mV
 SMC ADC: 08




OTHER High Side Current Sense (IO0R)

Gain: 100x, EDP: 8.8 A
 Rsense: 0.003 (R5410)
 V across Rsense: 26.4 mV
 SMC ADC: 09




Charger (BMON Production) Current Sense (IPBR)

Charger Gain: 36x, EDP: 6.6 A
 Rsense: 0.010 (R7050)
 SMC ADC: 07




DC-In (AMON) Current Sense (ID0R)

Charger Gain: 20x, EDP: 4.6 A
 Rsense: 0.020 (R7020)
 SMC ADC: 04




PBUS Voltage Sense & Enable (VP0R)

Gain: 0.167x
 SMC ADC: 05



DC In Voltage Sense & Enable (VD0R)


Gain: 0.167x
 SMC ADC: 03



SYNC MASTER=D1 SENSORS		SYNC DATE=02/20/2012	
Power Sensor: High Side			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	54 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	44 OF 80
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


Thermal Sensor A: PCH Proximity, Left Fin Pipe, Right Fin Stack

I2C Write: 0x98, I2C Read: 0x99




Thermal Sensor B: CPU Proximity, Memory Proximity, Airflow

I2C Write: 0x98, I2C Read: 0x99





Thermal Sensor: T29 Die



Note: Use GND pin B1 on U3600 for N leg.

SYNC MASTER=D1 SENSORS		SYNC DATE=02/20/2012	
PAGE TITLE: Thermal Sensors			
Apple Inc.		DRAWING NUMBER: <SCH_NUM>	SIZE: D
		REVISION: <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH: <BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE: 55 OF 132	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET: 45 OF 80	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=15 MLR		SYNC DATE=07/29/2011	
Fan Connectors			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	56 OF 132
		SHEET	46 OF 80



PSOC USB CONTROLLER


- USB INTERFACES TO MLB
- SPI HOST TO Z2
- TRACKPAD PICK BUTTONS
- KEYBOARD SCANNER



IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	10UA	2.55 KOHM	0.0255 V	0.255E-6 W
	VOUT	80UA	0.204 V	0.204 V	16.32E-6 W
3V3 LDO	VDD	60MA (MAX)	10 OHM	0.6 V	36E-3 W
	VOUT	60MA (MAX)	0.2 OHM	0.012 V	0.72E-3 W
PSOC	VDD	8MA (TYP)	1.5 OHM	0.012 V	96E-6 W
	VDD	14MA (MAX)	0.021 V	0.021 V	294E-6 W
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W


BOM Options available to CSA 5
 TPAD_5V:S4 Original implementation off PP5V_S4
 TPAD_5V:LDO_S4 PP5V_S5 LDO power in S4 only
 TPAD_5V:LDO_S5 PP5V_S5 LDO power

All RC values are TBD
 5V TRACKPAD S4 FET



BOM GROUP	BOM OPTIONS
TPAD_5V_LDO:S4	TPAD_5V_FET: YES, TPAD_5V:S5
TPAD_5V_LDO:S5	TPAD_5V_FET:NO, TPAD_5V:S5

IPD Flex Connector





www.qdzbx.com

CRITICAL J5700


FF14-18C-R11DL
F-RT-SM

Keyboard Connector



SMC Manual Reset & Isolation

Left shift, option & control keys combined with power button cause SMC RESET# assertion.
 Keys ANDED with MSP power to isolate when MSP is not powered.
 No IPD on OE input pin PP3V3_S4 (symbol error).




WS_KBD15_C	CAP_COMP_H	CAP_COMP_L	Q5736	Q5738	LED Current
Z	1	1	off	off	none
1	0	1	on	off	source
0	1	0	off	on	sink

KEYBOARD/TRACKPAD (1 OF 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM>
 REVISION: <E4 LABEL>
 BRANCH: <BRANCH>
 PAGE: 57 OF 132
 SHEET: 47 OF 80



To detect Keyboard backlight, SMC will tristate and read SMC_SYS_KBDLED:
 If LOW, keyboard backlight present
 If HIGH, keyboard backlight not present

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0811	2	CAP,CER,4.7UF,10%,25V,X6S,0603	C5810,C5811	CRITICAL	

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES,MTL FILM,1/16W,0.5,0402,SMD,LF	R5852,R5853	CRITICAL	KBDBKLT:PROD


SYMC PART#00_MER_KEYPAD SYMC_DATE=12/08/2011

KEYBOARD/TRACKPAD (2 OF 2)


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
58 OF 132	
SHEET	
48 OF 80	



Desired orientation when placed on top-side (view top):




Circle indicates pin 1 location when placed in correct orientation



SYNC MASTER=15 MLR		SYNC DATE=07/29/2011	
DIGITAL ACCELEROMETER & GYRO			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	59 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	49 OF 80
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8 7 6 5 4 3 2 1


D
C
B
A



SYNC MASTER=113 MLB		SYNC DATE=01/20/2012	
PAGE TITLE			
SPI ROM			
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	61 OF 132
		SHEET	50 OF 80


8 7 6 5 4 3 2 1

AUDIO CODEC
APPLE P/N 353S2355



4.5V POWER SUPPLY FOR CODEC
APPLE P/N 353S2456

NOTES ON CODEC I/O
DIFF FSINPUT= 2.45VRMS
SE FSINPUT= 1.22VRMS
DAC1 FSOUTPUT= 1.34VRMS
DAC2/3 FSOUTPUTDIFF= 2.67VRMS
DAC2/3 FSOUTPUTSE= 1.34VRMS




PAGE TITLE		SYNC DATE=06/06/2012	
AUDIO: CODEC/REGULATOR		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		<E4LABEL>	<BRANCH>
		PAGE	62 OF 132
		SHEET	51 OF 80

8 7 6 5 4 3 2 1

D
C
B
A

ZOBEL NETWORK & 1ST ORDER DAC FILTER PLACEHOLDER



www.chinafix.com


SYNC MASTER=D1 AUDIO		SYNC DATE=06/06/2012	
PAGE TITLE			
AUDIO: HEADPHONE FILTER			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
63 OF 132		52 OF 80	

8 7 6 5 4 3 2 1




8 7 6 5 4 3 2 1

4X MONO SPEAKER AMPLIFIERS (MAX98300 & SSM2375)
 APN: 353S2888 & 353S2958
 GAIN = +3 DB
 1ST ORDER FC (L&R) = NOM 569 HZ
 1ST ORDER FC (SUB) = NOM 9 HZ



8 7 6 5 4 3 2 1

SYMC MASTER-01 AUDIO		SYMC_DATE=06/06/2015	
PAGE TITLE			
AUDIO: SPEAKER AMP		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	66 OF 132
		SHEET	53 OF 80



I2C ADDRESSES

MIKEY	U6751	READ	0111 0011	0X73
MIKEY	U6751	WRITE	0111 0010	0X72
CHS	U6750	READ	0111 0111	0X77
CHS	U6750	WRITE	0111 0110	0X76

AUDIO: JACK	
Apple Inc.	DRAWING NUMBER <SCH_NUM> D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION <E4LABEL> BRANCH <BRANCH> PAGE 67 OF 132 SHEET 54 OF 80



CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	OX02 (2)	OX02 (2)	OX09 (9,A)	N/A	OX09 (B)
TWEETERS	OX04 (4)	OX04 (4)	OX0B (11)	GP10_3	N/A
SUB	OX03 (3)	OX03 (03)	OX0A (10)	GP10_3	N/A
SPDIF OUT	N/A	OX08 (8)	OX10 (16)	N/A	OX0C (A)

CODEC INPUT SIGNAL PATHS


FUNCTION	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
DMIC 1	OX06 (6)	OX0E (0,E)	VY3	N/A
DMIC2	OX05 (5)	OX12 (12,C)	VY3	OX0C (12,C)
SPDIF IN	OX07 (7)	OX0F (15)	N/A	N/A
HEADSET MIC	OX06 (6)	OX0D (13,V22,B,LEFT)	MIKEY	MIKEY

SYSTEM INT AND GP10 LINES

FUNCTION	INT	GP10
MIKEY ENABLE	PIRQ N	BATA00/GP10 16
MIKEY INTERRUPT	PIRQ N	GP10 5
PERIPHERAL DETECT	PIRQ P	GP10 3

SPEAKER CONNECTOR HP=80HZ APN: 518S0627

2-MIC CONNECTOR



AUDIO CONNECTOR DETECT STATES

	NOTHING	SPDIF	HEADPHONE
AUD_J1_TIPDET_R	1	1	0
AUD_J1_TIPDET_N	0	1	1
AUD_OUTJACK_INSERT_L	1	0	0
AUD_SENSE_A	1	20K/2.67K RDIV	39.2K/2.67K RDIV

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
353S3452	353S1286		U6800	MAXIM ALT TO MICROCHIP
376S0975	376S1081		Q6800	TOSHIBA ALT TO DIODES

NOM R6892-C6860 FC = 106Hz
 SSM6N15FE Vth = 0.8V to 1.5V
 SSM6N15FE IGSS = +/-1uA
 FLEX-SIDE RPUULLDOWN = 100k (TB 49.9k in REV 3)


SYNC MASTER=00 AUDIO SYNC DATE=06/06/2011

AUDIO: JACK TRANSLATORS

Apple Inc.

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 68 OF 132
 SHEET: 55 OF 80

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED



www.qdzbwx.com

1-Wire OverVoltage Protection
The chassis ground will otherwise float and can send transients onto ADAPTER_SENSE when AC is connected.

Input impedance of 68K meets sparkiteure requirements for both MPM4 and MPM5.

When input voltage is 2V the FET will be off blocking the leakage path and 22.1K can be properly detected.
When input voltage is at 16V+, FET will conduct and power charger and 3.42V reg

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0811	3	CAP,CER,4.7UF,10%,25V,X68,0603	C6990,C6991,C6992	CRITICAL	


Pin 63 (SH0962) is Neoconix stiffener, 860-1533
Pin 64 (SH0961) is Neoconix tall locator pin. 860-1530
Pin 65 (SH0960) is Neoconix short clocking pin. 860-1529

DC-In & Battery Connectors	
Apple Inc.	DRAWING NUMBER: <SCH_NUM> D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION: <E4LABEL>
	BRANCH: <BRANCH>
	PAGE: 69 OF 132
	SHEET: 56 OF 80



Reverse-Current Protection

Inrush Limiter



ACIN pin threshold is 3.2V, +/- 50mV
 Divider sets ACIN threshold at 13.55V
 Input impedance of ~90K meets sparkkrite requirements

30mA max load

Float CELL for 1S

Max Current = 8.5A
 (L7030 limit)
 f = 400 kHz

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0811	1	CAP,CER,4.7UF,10%,25V,X6S,0603	C7090	CRITICAL	

NOTE: C7080 is the same APN, but NOSTUFFed per <rdar://problem/11815538>.


Vout = 5.50V
 100MA MAX OUTPUT
 (Switcher limit)

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
C7030	1	CRITICAL 22UF 25V POLY-TANT CASE-D2-SM		CRITICAL	
C7031	1	CRITICAL 22UF 25V POLY-TANT CASE-D2-SM		CRITICAL	
C7032	1	CRITICAL 22UF 25V POLY-TANT CASE-D2-SM		CRITICAL	
C7035	1	CRITICAL 1.0UF 50V X5R-CERM 0603		CRITICAL	
C7036	1	CRITICAL 1.0UF 50V X5R-CERM 0603		CRITICAL	
C7037	1	CRITICAL 0.001UF 25V X5R-CERM 0402		CRITICAL	

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PBus Supply & Battery Charger			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	70 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	57 OF 80
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

System Agent Power Supply

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0812	1	CAP,CER,1UF,10%,35V,X6S,0402,MURATA	C7121	CRITICAL	



INTEL TABLE:


VID1	VID0	Voltage
0	0	0.9V
1	0	0.8V
0	1	0.725V
1	1	0.675V

$OCP = R7141 \times 8.5\mu A / R7140$
 $OCP = 8.5A$

SYNC MASTER=MASTER		SYNC DATE=MASTER	
System Agent Supply			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	71 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	58 OF 80
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0812	2	CAP,CER,1UF,10%,35V,X6S,0402,MURATA	C7241,C7281	CRITICAL	



SYNC MASTER=MASTER		SYNC DATE=MASTER	
5V / 3.3V Power Supply			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	72 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	59 OF 80
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0812	2	CAP,CER,1UF,10%,35V,X5R,0402,MURATA	C7332,C7335	CRITICAL	

DDR3 (1V5R1V35 S3) REGULATOR




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0411	1	RES,MTL FILM,1/16W,100K,1,0402,SMD,LF	R7316	CRITICAL	PPDDR:1V5
114S0391	1	RES,MTL FILM,1/16W,50.4K,1,0402,SMD,LF	R7316	CRITICAL	PPDDR:1V35
376S0612	1	MOSFET,N-CH,30V,100MA,7.00MM,SOT-723,HF	Q7319	CRITICAL	PPDDR:1V5
114S0428	1	RES, MTL FILM,1/16W,150K,0402,SMD,LF	R7319	CRITICAL	PPDDR:1V5

1.5V DDR3 Supply

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	73 OF 132
SHEET	60 OF 80




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0812	4	CAP,CER,1UF,10%,35V,X6S,0402,MURATA	C7517,C7527,C7557,C7565	CRITICAL	

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0811	4	CAP,CER,4.7UF,10%,25V,X6S,0603	C7515,C7516,C7563,C7564	CRITICAL	

CPU IMVP7 & AXG VCore Output	
Apple Inc.	<SCH_NUM> D
NOTICE OF PROPRIETARY PROPERTY:	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	PAGE 75 OF 132
II NOT TO REPRODUCE OR COPY IT	SHEET 62 OF 80
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	

CPU VCCIO (1.05V S0) Regulator


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0812	1	CAP,CER,1UF,10%,35V,X6S,0402,MURATA	C7624	CRITICAL	




$OCP = R7641 \times 8.5\mu A / R7640$
 $OCP = 26.265A$
 $V_{out} = 0.5V \times (1 + R_a / R_b)$

SYNC MASTER=MASTER		SYNC DATE=MASTER	
CPUVCCIO (1.05V) Power Supply			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	76 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	63 OF 80
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


1.5V S0 Switcher




1.05V SUS LDO




1.8V S0 Switcher



1.05V TBT S0 Regulator



SYNC MASTER=MASTER		SYNC DATE=MASTER	
Misc Power Supplies			
Apple Inc.		<SCH_NUM>	SIZE
		<E4LABEL>	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	77 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	64 OF 80
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	



Power FETs

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
78 OF 132	
SHEET	
65 OF 80	




S5 Rail Enables & PGOOD

Mobile System Power State Table

State	SMC_ADAPTER_EN	SMC_PM_G2_ENABLE	SMC_S4_WAKESRC_EN	PM_SUS_EN	PM_SLP_S5_L	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	X	1	1	1	1	1	1
Sleep (S3AC)	1	1	1	1	1	1	0
Sleep (S3)	0	1	1	1	1	1	0
Deep Sleep (S4AC)	1	1	1	0	0	0	0
Deep Sleep (S4)	0	1	1	0	0	0	0
Deep Sleep (S5AC)	1	1	0	0	0	0	0
Deep Sleep (S5)	0	1	0	0	0	0	0
Battery Off (G3HotAC)	Toggle 3Hz	0	0	0	0	0	0
Battery Off (G3Hot)	1	0	0	0	0	0	0

1.2V, 5V, 3.3V, DDR S3 ENABLE




"WLAN" = ("S3" & "AP_PWR_EN")
 NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.

SYNC MASTER=MASTER		SYNC DATE=MASTER	
Power Control 1/ENABLE			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	79 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	66 OF 80
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	




LCD PANEL INTERFACE (eDP)

CRITICAL
J9000
20525-130E-01
F-RT-SM



LCD Panel HPD & AUX strapping

SYNC MASTER=DL SENSORS		SYNC DATE=07/11/2012	
PAGE TITLE			
eDP Display Connector		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	90 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	67 OF 80
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	




SYNC MASTER=MASTER		SYNC DATE=MASTER	
DDC Crossbar			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	92 OF 132
		SHEET	68 OF 80


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0811	1	CAP,CER,4.7UF,10%,25V,X5R,0603,MURATA	C9615	CRITICAL	

3.3V/HV Power MUX


V3P3 must be 84 to support wake from Thunderbolt devices.




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/16W,17.8K,1,0201,SMD,LF	R9610,R9613		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/16W,17.8K,1,0201,SMD,LF	R9611,R9614		TBTHV:P12V



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/16W,17.8K,1,0201,SMD,LF	R9610,R9613		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/16W,17.8K,1,0201,SMD,LF	R9611,R9614		TBTHV:P12V



Thunderbolt Connector B



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/16W,17.8K,1,0201,SMD,LF	R9610,R9613		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/16W,17.8K,1,0201,SMD,LF	R9611,R9614		TBTHV:P12V

SYMC PARTS: MIB X5P05		SYMC DATE: 11/14/2011	
PAGE TITLE			
Thunderbolt Connector B			
 Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION	BRANCH	
	<E4LABEL>	<BRANCH>	
	PAGE	PAGE	
	96 OF 132	70 OF 80	



8 7 6 5 4 3 2 1

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	0.1MM	0.1MM

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?	CPU_VID	*	0.457 MM	?
CPU_COMP	*	=4X_DIELECTRIC	?	CPU_VREF	*	12 MIL	?
CPU_ITP	*	=4x_DIELECTRIC	?				
CPU_VCCSENSE	*	=6X_DIELECTRIC	?				

Most CPU signals with impedance requirements are 50-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: IVB PLATFORM DG , Tables 205-207

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=6X_DIELECTRIC	?
CLK_PCIE	*	=5X_DIELECTRIC	?

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING		
DMI_S2N	BCIE_85D	BCIE		DMI S2N P<3:0>	7 10 18
DMI_S2N	BCIE_85D	BCIE		DMI S2N N<3:0>	7 10 18
DMI_N2S	BCIE_85D	BCIE		DMI N2S P<3:0>	7 10 18
DMI_N2S	BCIE_85D	BCIE		DMI N2S N<3:0>	7 10 18
FDI_DATA	BCIE_85D	BCIE		FDI DATA P<7:0>	7 10 18
FDI_DATA	BCIE_85D	BCIE		FDI DATA N<7:0>	7 10 18
FDI_FSYNC	CPU_50S	CPU_AGTL		FDI FSYNC<1..0>	10 18
FDI_LSYNC	CPU_50S	CPU_AGTL		FDI LSYNC<1..0>	10 18
FDI_INT	CPU_50S	CPU_AGTL		FDI INT	10 18
DMI_CLK100M	CLK_BCIE_90D	CLK_BCIE		DMI CLK100M CPU P	7 11 17
DMI_CLK100M	CLK_BCIE_90D	CLK_BCIE		DMI CLK100M CPU N	7 11 17
CPU_EDP_COMP	CPU_27P4S	CPU_COMP		CPU EDP COMP	10
CPU_PEG_COMP	CPU_27P4S	CPU_COMP		CPU PEG COMP	10
CPU_CFG	CPU_50S	CPU_ITP		CPU CFG<17..0>	10 24
XDP_CLK_CPU	CLK_BCIE_90D	CLK_BCIE		ITPCPU CLK100M P	11 17
XDP_CLK_CPU	CLK_BCIE_90D	CLK_BCIE		ITPCPU CLK100M N	11 17
XDP_CLK_BCH	CLK_BCIE_90D	CLK_BCIE		ITPXDP CLK100M P	17 24
XDP_CLK_BCH	CLK_BCIE_90D	CLK_BCIE		ITPXDP CLK100M N	17 24
DPLL_REF_CLK120M	CLK_BCIE_90D	CLK_BCIE		DPLL REF CLK P	11 17
DPLL_REF_CLK120M	CLK_BCIE_90D	CLK_BCIE		DPLL REF CLK N	11 17
XDP_TDI	CPU_50S	CPU_ITP		XDP CPU TDI	11 24
XDP_TDO	CPU_50S	CPU_ITP		XDP CPU TDO	11 24
XDP_TMS	CPU_50S	CPU_ITP		XDP CPU TMS	11 24
XDP_TCK	CPU_50S	CPU_ITP		XDP CPU TCK	11 24
XDP_TRST_L	CPU_50S	CPU_ITP		XDP CPU TRST L	11 24
XDP_BPM	CPU_50S	CPU_ITP		XDP BPM L<3..0>	11 24
XDP_BPM_L	CPU_50S	CPU_ITP		XDP BPM L<7..4>	11 24
XDP_DBRESET_L	CPU_50S	CPU_ITP		XDP DBRESET L	11 24 25
XDP_PRDY_L	CPU_50S	CPU_ITP		XDP CPU PRDY L	11 24
XDP_PREQ_L	CPU_50S	CPU_ITP		XDP CPU PREQ L	11 24
CPU_CATERR_L	CPU_50S	CPU_AGTL		CPU CATERR L	11 39
CPU_PROC_SEL_L	CPU_50S	CPU_AGTL		CPU PROC SEL L	11 20
CPU_PECI	CPU_50S	CPU_VID		CPU PECI	11 20 40
CPU_PROCHOT_L	CPU_50S	CPU_AGTL		CPU PROCHOT L	11 39 40 61
XDP_CPU_PWRGD	CPU_50S	CPU_ITP		XDP CPU PWRGD	24
PM_THRMTRIP_L	CPU_50S	CPU_8MIL		PM THRMTRIP L	11 20 40
PM_SYNC	CPU_50S	CPU_AGTL		PM SYNC	11 18
PM_MEM_PWRGD	CPU_50S	CPU_AGTL		PM MEM PWRGD	11 18 27
CPU_PWRGD	CPU_50S	CPU_AGTL		CPU PWRGD	11 20 24
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP		CPU SM RCOMP<2..0>	11
CPU_VIDSOUT	CPU_50S	CPU_VID		CPU VIDSOUT	13 61
CPU_VIDSCLK	CPU_50S	CPU_VID		CPU VIDSCLK	13 61
CPU_VIDALERT_L	CPU_50S	CPU_VID		CPU VIDALERT L	13 61
CPU_VCCSA_VID<1..0>	CPU_55S	CPU_VID		CPU VCCSA VID<1..0>	13 68
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE		CPU VCCSENSE P	13 61
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE		CPU VCCSENSE N	13 61
CPU_VCCIOSENSE_P	CPU_27P4S	CPU_VCCIOSENSE		CPU VCCIOSENSE P	13 63
CPU_VCCIOSENSE_N	CPU_27P4S	CPU_VCCIOSENSE		CPU VCCIOSENSE N	13 63
CPU_AXG_SENSE_P	CPU_27P4S	CPU_VCCSENSE		CPU AXG_SENSE P	13 61
CPU_AXG_SENSE_N	CPU_27P4S	CPU_VCCSENSE		CPU AXG_SENSE N	13 61
CPU_VCC_VALSENSE_P	CPU_27P4S	CPU_VCCSENSE		CPU VCC_VALSENSE P	10
CPU_VCC_VALSENSE_N	CPU_27P4S	CPU_VCCSENSE		CPU VCC_VALSENSE N	10
CPU_AXG_VALSENSE_P	CPU_27P4S	CPU_VCCSENSE		CPU AXG_VALSENSE P	10
CPU_AXG_VALSENSE_N	CPU_27P4S	CPU_VCCSENSE		CPU AXG_VALSENSE N	10
CPU_VCCSASENSE	CPU_50S	CPU_AGTL		CPU VCCSASENSE	13 58
CPU_MEM_VREF		CPU_VREF		PPCPU MEM VREFDO A	10 31
CPU_MEM_VREF		CPU_VREF		PPCPU MEM VREFDO B	10 31
CPU_MEM_VREF		CPU_VREF		PP0V75 S3 MEM VREFDO A	28 31
CPU_MEM_VREF		CPU_VREF		PP0V75 S3 MEM VREFDO B	29 31
CPU_MEM_VREF		CPU_VREF		PP0V75 S3 MEM VREFCA A	28 31
CPU_MEM_VREF		CPU_VREF		PP0V75 S3 MEM VREFCA B	29 31
XDP_CLK_ITP	CLK_BCIE_90D	CLK_BCIE		XDP CPU CLK100M P	24
XDP_CLK_ITP	CLK_BCIE_90D	CLK_BCIE		XDP CPU CLK100M N	24

D

D

C

C

B

B

A

A

8 7 6 5 4 3 2 1

DRAWING NUMBER		SIZE
<SCH_NUM>		D
REVISION		
<E4LABEL>		
BRANCH		
<BRANCH>		
PAGE		100 OF 132
SHEET		72 OF 80

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_37S	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=STANDARD	=STANDARD
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4X_DIELECTRIC	?
MEM_CTRL2CTRL	*	=3X_DIELECTRIC	?
MEM_CTRL2MEM	*	=3X_DIELECTRIC	?
MEM_CMD2CMD	*	=2X_DIELECTRIC	?
MEM_CMD2MEM	*	=3X_DIELECTRIC	?
MEM_DATA2DATA	*	=2X_DIELECTRIC	?
MEM_DATA2MEM	*	=3X_DIELECTRIC	?
MEM_DQS2MEM	*	=4X_DIELECTRIC	?
MEM_2OTHER	*	=6X_DIELECTRIC	?
MEM_DQBL2BL	*	=4X_DIELECTRIC	?
MEM_DQCH2CH	*	=6X_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_*	*	MEM_CLK2MEM
MEM_CMD	MEM_*	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CTRL	MEM_*	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_DQS	MEM_*	*	MEM_DQS2MEM
MEM_*	*	*	MEM_2OTHER

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
MEM_A_CLK	MEM_72D	MEM_CLK	MEM_A_CLK P<0>
MEM_A_CLK	MEM_72D	MEM_CLK	MEM_A_CLK N<0>
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM_A_CKE<1..0>
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM_A_CS L<1>
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM_A_CS L<0>
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM_A_ODT<1>
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM_A_ODT<0>
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A A<15..0>
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A BA<2..0>
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A RAS L
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A CAS L
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A WE L
MEM_A_DQ_BYTE0	MEM_50S	MEM_A_DQ_BYTE0	MEM_A DQ<7..0>
MEM_A_DQ_BYTE1	MEM_50S	MEM_A_DQ_BYTE1	MEM_A DQ<15..8>
MEM_A_DQ_BYTE2	MEM_50S	MEM_A_DQ_BYTE2	MEM_A DQ<23..16>
MEM_A_DQ_BYTE3	MEM_50S	MEM_A_DQ_BYTE3	MEM_A DQ<31..24>
MEM_A_DQ_BYTE4	MEM_50S	MEM_A_DQ_BYTE4	MEM_A DQ<39..32>
MEM_A_DQ_BYTE5	MEM_50S	MEM_A_DQ_BYTE5	MEM_A DQ<47..40>
MEM_A_DQ_BYTE6	MEM_50S	MEM_A_DQ_BYTE6	MEM_A DQ<55..48>
MEM_A_DQ_BYTE7	MEM_50S	MEM_A_DQ_BYTE7	MEM_A DQ<63..56>
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM_A DOS P<0>
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM_A DOS N<0>
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM_A DOS P<1>
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM_A DOS N<1>
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM_A DOS P<2>
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM_A DOS N<2>
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM_A DOS P<3>
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM_A DOS N<3>
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM_A DOS P<4>
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM_A DOS N<4>
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM_A DOS P<5>
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM_A DOS N<5>
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM_A DOS P<6>
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM_A DOS N<6>
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM_A DOS P<7>
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM_A DOS N<7>
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK P<0>
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK N<0>
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B CKE<1>
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B CKE<0>
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B CS L<3..0>
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B ODT<1..0>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B A<15..0>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B BA<2..0>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B RAS L
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B CAS L
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B WE L
MEM_B_DQ_BYTE0	MEM_50S	MEM_B_DQ_BYTE0	MEM B DQ<7..0>
MEM_B_DQ_BYTE1	MEM_50S	MEM_B_DQ_BYTE1	MEM B DQ<15..8>
MEM_B_DQ_BYTE2	MEM_50S	MEM_B_DQ_BYTE2	MEM B DQ<23..16>
MEM_B_DQ_BYTE3	MEM_50S	MEM_B_DQ_BYTE3	MEM B DQ<31..24>
MEM_B_DQ_BYTE4	MEM_50S	MEM_B_DQ_BYTE4	MEM B DQ<39..32>
MEM_B_DQ_BYTE5	MEM_50S	MEM_B_DQ_BYTE5	MEM B DQ<47..40>
MEM_B_DQ_BYTE6	MEM_50S	MEM_B_DQ_BYTE6	MEM B DQ<55..48>
MEM_B_DQ_BYTE7	MEM_50S	MEM_B_DQ_BYTE7	MEM B DQ<63..56>
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DOS P<0>
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DOS N<0>
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DOS P<1>
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DOS N<1>
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DOS P<2>
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DOS N<2>
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DOS P<3>
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DOS N<3>
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DOS P<4>
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DOS N<4>
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DOS P<5>
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DOS N<5>
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DOS P<6>
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DOS N<6>
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DOS P<7>
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DOS N<7>

DDR3 (Memory Down):

DQ signals should be matched within 0.508mm of associated DQS pair
DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.
DQS to clock matching should be within [CLK-139.73mm] and [CLK+30.48mm].
CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.508mm.
CONTROL signals should be matched within [CLK-2.54mm] to [CLK+0mm] of CLK pairs.
A/BA/CMD signals should be matched within [CLK-2.54mm] to [CLK+2.54mm] of CLK pairs.
DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.
Maximum length of any signal from die pad to first DRAM device is 139.7mm max, to last DRAM device is 194.31mm max.
SOURCE: Chief River SFF Platform DG, Rev 0.7 (#460452), Section 2.6.3

SYNC MASTER=15 MLB SYNC DATE=09/13/2011
PAGE TITLE: Memory Constraints
DRAWING NUMBER: <SCH_NUM> D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 101 OF 132
SHEET: 73 OF 80

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



8 7 6 5 4 3 2 1

Digital Video Signal Constraints

PCH Net Properties

SATA Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include SATA_90D, SATA_37SE, SATA_55SE.

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE. Lists various SATA HDD and SSD constraints like SATA_HDD_R2D, SATA_HDD_D2R, SATA_HDD_R2D_C, etc.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include SATA and SATA_ICOMP.

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE. Lists various USB constraints like PCH_SATA3_ICOMP, USB_EXTR, USB_HUB2_UP, etc.

SOURCE: HK PLATFORM DESIGN GUIDE, TABLES 191,193

USB 2.0 Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include PCH_USB_RBIAS, USB_85D.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include USB and USB_RBIAS.

SOURCE: HK PLATFORM DESIGN GUIDE, TABLES 191,193

USB 3.0 INTERFACE CONSTRAINTS

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes USB3_85D.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes USB3.

SOURCE: CR SFF PLATFORM DESIGN GUIDE V0.7, TABLE 4-211, 1X1+

System Clock Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include CLK_SLOW_55S, CLK_25M_55S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CLK_SLOW, CLK_25M.

NOTE: 25MHz system clocks very sensitive to noise.

Clock Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE. Lists clock constraints like SYSCLK_CLK32K_RTC, SYSCLK_CLK25M_SB, etc.

Apple Inc. logo and PCH Constraints 1. Includes drawing number, revision, and page information (102 OF 132, 74 OF 80).

8 7 6 5 4 3 2 1



8 7 6 5 4 3 2 1

LPC Bus Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include LPC_50S and CLK_LPC_50S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include LPC and CLK_LPC.

SMBus Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes SMB_50S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SMB.

HD Audio Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes HDA_50S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes HDA.

SIO Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes CLK_SLOW_55S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes CLK_SLOW.

SPI Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes SPI_55S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SPI.

PCH Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists various nets like LPC_AD, LPC_FRAME_L, LPC_RESET_L, etc.

D C B A

D C B A

8 7 6 5 4 3 2 1

Metadata box containing drawing title 'PCH Constraints 2', Apple Inc. logo, drawing number, revision, and page information (103 OF 132 SHEET 75 OF 80).



8 7 6 5 4 3 2 1

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

Thunderbolt SPI Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW_ROUTE_ON_LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row: TBT_SPI_55S, *, =55_OHM_SE, =55_OHM_SE, =55_OHM_SE, =55_OHM_SE, =STANDARD, =STANDARD.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row: TBT_SPI, *, =2x_DIELECTRIC, ?.

Thunderbolt/DP Connector Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW_ROUTE_ON_LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row: TBTDP_85D, *, =85_OHM_DIFF, =85_OHM_DIFF, =85_OHM_DIFF, =85_OHM_DIFF, =85_OHM_DIFF, =85_OHM_DIFF.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row: TBTDP, *, =5x_DIELECTRIC, ?. Row: TBTDP, TOP,BOTTOM, =7x_DIELECTRIC, ?.

NOTE: Thunderbolt high-speed nets are NOT directly assigned to TBTDP_*D physical rules. TABLE_PHYSICAL_ASSIGNMENT symbols must be used to create the assignments. Proper differential impedance depends on mDP connector used. For 514-0637: R2D nets (SMT pins) = 80D, D2R nets (TH pins) = 100D

SOURCE: Bill Cornelius's Thunderbolt Routing Notes

Digital Video Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW_ROUTE_ON_LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row: DP_85D, *, =85_OHM_DIFF, =85_OHM_DIFF, =85_OHM_DIFF, =85_OHM_DIFF, =85_OHM_DIFF, =85_OHM_DIFF. Row: HDMI_90D, *, =90_OHM_DIFF, =90_OHM_DIFF, =90_OHM_DIFF, =90_OHM_DIFF, =90_OHM_DIFF, =90_OHM_DIFF.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row: DISPLAYPORT, *, =3x_DIELECTRIC, ?. Row: HDMI, *, =3x_DIELECTRIC, ?. Row: DISPLAYPORT, TOP,BOTTOM, =4x_DIELECTRIC, ?. Row: HDMI, TOP,BOTTOM, =4x_DIELECTRIC, ?.

Thunderbolt/DP Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, and a right column with net names and values. Includes rows for TBT_A_R2D, DP_TBTPA_ML, TBT_A_D2R, TBT_B_R2D, DP_TBTPB_ML, TBT_B_D2R, TBT_A_AUXCH, DP_TBTPA_AUXCH, TBT_B_AUXCH, DP_TBTPB_AUXCH, TBT_A_D2R1, TBT_B_D2R1, TBT_A_D2R0, TBT_B_D2R0.

Only used on dual-port hosts.

Thunderbolt IC Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, and a right column with net names and values. Includes rows for DP_TBTSRC_ML, TBT_SPI_CLK, TBT_SPI_MOSI, TBT_SPI_MISO, TBT_SPI_CS_L.

Only used on hosts supporting Thunderbolt video-in

Metadata box containing: SYNC MASTER=T29 CR, SYNC DATE=08/31/2011, Thunderbolt Constraints, Apple Inc., DRAWING NUMBER <SCH_NUM> D, REVISION <E4LABEL>, NOTICE OF PROPRIETARY PROPERTY, THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED, PAGE 105 OF 132, SHEET 76 OF 80.

8 7 6 5 4 3 2 1



8 7 6 5 4 3 2 1

D

D

C

C

B

B

A

A

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_2_S3_SCL	SMB_50S	SMB	SMBUS_SMC_2_S3_SCL	7 39 42
SMBUS_SMC_2_S3_SDA	SMB_50S	SMB	SMBUS_SMC_2_S3_SDA	7 39 42
SMBUS_SMC_1_S0_SCL	SMB_50S	SMB	SMBUS_SMC_1_S0_SCL	7 39 42
SMBUS_SMC_1_S0_SDA	SMB_50S	SMB	SMBUS_SMC_1_S0_SDA	7 39 42
SMBUS_SMC_0_S0_SCL	SMB_50S	SMB	SMBUS_SMC_0_S0_SCL	39 42
SMBUS_SMC_0_S0_SDA	SMB_50S	SMB	SMBUS_SMC_0_S0_SDA	39 42
SMBUS_SMC_5_SCL	SMB_50S	SMB	SMBUS_SMC_5_SCL	
SMBUS_SMC_5_SDA	SMB_50S	SMB	SMBUS_SMC_5_SDA	
SMBUS_SMC_3_SCL	SMB_50S	SMB	SMBUS_SMC_3_SCL	39 42
SMBUS_SMC_3_SDA	SMB_50S	SMB	SMBUS_SMC_3_SDA	39 42

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CHGR_CSI	1T01_DIFFPAIR		CHGR_CSI_P	57
CHGR_CSI	1T01_DIFFPAIR		CHGR_CSI_N	57
CHGR_CSO	1T01_DIFFPAIR		CHGR_CSO_P	57
CHGR_CSO	1T01_DIFFPAIR		CHGR_CSO_N	57

www.chinafix.com

SYNC MASTER=15 MLB		SYNC DATE=07/29/2011	
SMC Constraints			
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	106 OF 132
		SHEET	77 OF 80

8 7 6 5 4 3 2 1



D1 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS				BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA, BGA_MEM			MM	16.2

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
P072_SPACE	*	0.071 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	P072_SPACE

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
50_OHM_SE	*	Y	0.070 MM	0.070 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.145 MM	0.095 MM			
40_OHM_SE	*	Y	0.105 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
37_OHM_SE	*	Y	0.120 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.265 MM	0.095 MM			
27P4_OHM_SE	*	Y	0.190 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.124 MM	0.124 MM	0.200 MM	0.200 MM	0.200 MM
72_OHM_DIFF	ISL2, ISL11	Y	0.124 MM	0.124 MM	0.200 MM	0.200 MM	0.200 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.140 MM	0.140 MM	0.120 MM	0.120 MM	0.120 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.089 MM	0.089 MM	0.180 MM	0.180 MM	0.180 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.089 MM	0.089 MM	0.180 MM	0.180 MM	0.180 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.110 MM	0.110 MM	0.180 MM	0.180 MM	0.180 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.081 MM	0.081 MM	0.200 MM	0.200 MM	0.200 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.081 MM	0.081 MM	0.200 MM	0.200 MM	0.200 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.099 MM	0.090 MM	0.200 MM	0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.065 MM	0.065 MM	0.200 MM	0.200 MM	0.200 MM
100_OHM_DIFF	ISL2, ISL11	Y	0.065 MM	0.065 MM	0.200 MM	0.200 MM	0.200 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.079 MM	0.079 MM	0.200 MM	0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM	0.125 MM	0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM	0.125 MM	0.125 MM	0.125 MM

NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

Stackup-Defined Spacing Rules

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	TOP, BOTTOM	0.1 MM	?
1:1_SPACING	ISL3, ISL4, ISL9, ISL10	0.1 MM	?
1:1_SPACING	ISL2, ISL5, ISL6, ISL7, ISL8, ISL11	0.101 MM	?

Note: Outer dielectric is 0.058 mm nominal, Inner dielectric is 0.053 mm nominal.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1x_DIELECTRIC	TOP, BOTTOM	0.058 MM	?
1x_DIELECTRIC	ISL3, ISL4, ISL9, ISL10	0.053 MM	?
1x_DIELECTRIC	ISL2, ISL5, ISL6, ISL7, ISL8, ISL11	0.101 MM	?

J4 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL		SPACING
	NET_TYPE	NET_TYPE	
DP_TBT_AUXCH	DP_85D	DISPLAYPORT	DP_TBT_AUXCH C P
DP_TBT_AUXCH	DP_85D	DISPLAYPORT	DP_TBT_AUXCH C N
DP_TBT_AUXCH	DP_85D	DISPLAYPORT	DP_TBT_AUXCH C P
DP_TBT_AUXCH	DP_85D	DISPLAYPORT	DP_TBT_AUXCH C N
DP_TBT_ML	DP_85D	DISPLAYPORT	DP_TBT_ML C P<3..0>
DP_TBT_ML	DP_85D	DISPLAYPORT	DP_TBT_ML C N<3..0>
DP_TBT_ML	DP_85D	DISPLAYPORT	DP_TBT_ML C P<3..0>
DP_TBT_ML	DP_85D	DISPLAYPORT	DP_TBT_ML C N<3..0>
DP_TBT_AUXCH	DP_85D	DISPLAYPORT	DP_TBT_AUXCH P
DP_TBT_AUXCH	DP_85D	DISPLAYPORT	DP_TBT_AUXCH N
DP_TBT_AUXCH	DP_85D	DISPLAYPORT	DP_TBT_AUXCH P
DP_TBT_AUXCH	DP_85D	DISPLAYPORT	DP_TBT_AUXCH N
DP_TBT_ML	DP_85D	DISPLAYPORT	DP_TBT_ML P<3..0>
DP_TBT_ML	DP_85D	DISPLAYPORT	DP_TBT_ML N<3..0>
DP_TBT_ML	DP_85D	DISPLAYPORT	DP_TBT_ML P<3..0>
DP_TBT_ML	DP_85D	DISPLAYPORT	DP_TBT_ML N<3..0>
DP_INT_ML	DP_85D	DISPLAYPORT	DP_INT_ML C P<3..0>
DP_INT_ML	DP_85D	DISPLAYPORT	DP_INT_ML C N<3..0>
DP_INT_AUX	DP_85D	DISPLAYPORT	DP_INT_AUX C P
DP_INT_AUX	DP_85D	DISPLAYPORT	DP_INT_AUX C N
DP_INT_AUX	DP_85D	DISPLAYPORT	DP_INT_AUX P
DP_INT_AUX	DP_85D	DISPLAYPORT	DP_INT_AUX N
DP_INT_ML	DP_85D	DISPLAYPORT	DP_INT_ML P<3..0>
DP_INT_ML	DP_85D	DISPLAYPORT	DP_INT_ML N<3..0>
DP_INT_ML	DP_85D	DISPLAYPORT	DP_INT_ML F P<3..0>
DP_INT_ML	DP_85D	DISPLAYPORT	DP_INT_ML F N<3..0>
USB3_EXTB_RX	USB3_85D	USB3	USB3_EXTB_RX RC P
USB3_EXTB_RX	USB3_85D	USB3	USB3_EXTB_RX RC N
USB3_EXTB_RX	USB3_85D	USB3	USB3_EXTB_RX F P
USB3_EXTB_RX	USB3_85D	USB3	USB3_EXTB_RX F N
USB3_EXTB_TX	USB3_85D	USB3	USB3_EXTB_TX C P
USB3_EXTB_TX	USB3_85D	USB3	USB3_EXTB_TX C N
USB3_EXTB_TX	USB3_85D	USB3	USB3_EXTB_TX C P
USB3_EXTB_TX	USB3_85D	USB3	USB3_EXTB_TX C N

SYNC MASTER=J5.MLB SYNC DATE=07/29/2011

PCB Rule Definitions


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 109 OF 132
 SHEET: 79 OF 80


LCD Backlight Current Sense (IBLC)

Gain: 500x. EDP: 0.9 A
 Rsense: 0.005 (RD200 / XWD200)
 V across Rsense: 4.5 mV
 SMC AD: 17




CPU SA Current Sense (IC2C)

Gain: 500x. EDP: 6 A
 Rsense: 0.001 (R7140)
 V across Rsense: 6 mV
 SMC AD: 13




Airport X29 Current Sense (IAPC)

Gain: 500x. EDP: 1.06 A
 Rsense: 0.005 (RD230 / XWD230)
 V across Rsense: 5.3 mV
 SMC AD: 22




LCD Panel Current Sense (ILDC)

Gain: 500x. EDP: 1 A
 Rsense: 0.005 (R9020, XW9020)
 V across Rsense: 5 mV
 SMC AD: 15




Thunderbolt TBT Current/Voltage Sense (IHSP/VHSP)

Gain: 1000x. EDP: 2.8 A
 Rsense: 0.001 (RD240)
 V across Rsense: 2.8 mV
 SMC AD: 23



CPU SA Voltage Sense (VC2C)


Gain: 1x
 SMC ADC: 14



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	3	RES,MTL FILM,100K,1/16W,0201,SMD,LF	CD209,CD219,CD229		LOADISNS:NO
117S0008	3	RES,MTL FILM,100K,1/16W,0201,SMD,LF	CD239,CD259		LOADISNS:NO

LCD Backlight Voltage Sense (VBLC)

Gain: 0.04434



Power Sensors: Extended

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 132 OF 132
 SHEET: 80 OF 80

www.qdzbwx.com