






	8	7	6	5	4	3	2	1
BOM Variants								
	BOM NUMBER	BOM NAME	BOM OPTIONS					
	685-0177	COMMON PARTS,MLB,KEPLER,J45	J45G_COMMON					
	985-0181	DEV,MLB,KEPLER,J45	J45G_DEVEL:DVT					
	639-5245	PCBA,MLB,KEPLER,CRW_BEST,8G-HYN,VR-HYN,J45G	BASE_BOM,DEVEL_BOM,CPU_CW:BST, RAM:4Gb_HYNIX_1600_S,FB_2G_HYNIX_A_DIE					
	639-5246	PCBA,MLB,KEPLER,CRW_BEST,8G-HYN,VR-ELP,J45G	BASE_BOM,DEVEL_BOM,CPU_CW:BST, RAM:4Gb_HYNIX_1600_S,FB_2G_ELPIDA					
	639-5247	PCBA,MLB,KEPLER,CRW_BEST,8G-MIC,VR-HYN,J45G	BASE_BOM,DEVEL_BOM,CPU_CW:BST, RAM:4Gb_MICRON_1600_S,FB_2G_HYNIX_A_DIE					
	639-5248	PCBA,MLB,KEPLER,CRW_BEST,8G-MIC,VR-ELP,J45G	BASE_BOM,DEVEL_BOM,CPU_CW:BST, RAM:4Gb_MICRON_1600_S,FB_2G_ELPIDA					
	639-5249	PCBA,MLB,KEPLER,CRW_BEST,8G-ELP,VR-HYN,J45G	BASE_BOM,DEVEL_BOM,CPU_CW:BST, RAM:4Gb_ELPIDA_1600_S,FB_2G_HYNIX_A_DIE					
	639-5250	PCBA,MLB,KEPLER,CRW_BEST,8G-ELP,VR-ELP,J45G	BASE_BOM,DEVEL_BOM,CPU_CW:BST, RAM:4Gb_ELPIDA_1600_S,FB_2G_ELPIDA					
	639-5251	PCBA,MLB,KEPLER,CRW_BEST,16G-HYN,VR-HYN,J45G	BASE_BOM,DEVEL_BOM,CPU_CW:BST, RAM:4Gb_HYNIX_1600_S,FB_2G_HYNIX_A_DIE					
	639-5252	PCBA,MLB,KEPLER,CRW_BEST,16G-HYN,VR-ELP,J45G	BASE_BOM,DEVEL_BOM,CPU_CW:BST, RAM:4Gb_HYNIX_1600_S,FB_2G_ELPIDA					
	639-5253	PCBA,MLB,KEPLER,CRW_BEST,16G-MIC,VR-HYN,J45G	BASE_BOM,DEVEL_BOM,CPU_CW:BST, RAM:4Gb_MICRON_1600_S,FB_2G_HYNIX_A_DIE					
	639-5254	PCBA,MLB,KEPLER,CRW_BEST,16G-MIC,VR-ELP,J45G	BASE_BOM,DEVEL_BOM,CPU_CW:BST, RAM:4Gb_MICRON_1600_S,FB_2G_ELPIDA					
	639-5255	PCBA,MLB,KEPLER,CRW_BEST,16G-ELP,VR-HYN,J45G	BASE_BOM,DEVEL_BOM,CPU_CW:BST, RAM:4Gb_ELPIDA_1600_S,FB_2G_HYNIX_A_DIE					
	639-5256	PCBA,MLB,KEPLER,CRW_BEST,16G-ELP,VR-ELP,J45G	BASE_BOM,DEVEL_BOM,CPU_CW:BST, RAM:4Gb_ELPIDA_1600_S,FB_2G_ELPIDA					
	639-5257	PCBA,MLB,KEPLER,CRW_CTO,8G-HYN,VR-HYN,J45G	BASE_BOM,DEVEL_BOM,CPU_CW:CTO, RAM:4Gb_HYNIX_1600_S,FB_2G_HYNIX_A_DIE					
	639-5258	PCBA,MLB,KEPLER,CRW_CTO,8G-HYN,VR-ELP,J45G	BASE_BOM,DEVEL_BOM,CPU_CW:CTO, RAM:4Gb_HYNIX_1600_S,FB_2G_ELPIDA					
	639-5259	PCBA,MLB,KEPLER,CRW_CTO,8G-MIC,VR-HYN,J45G	BASE_BOM,DEVEL_BOM,CPU_CW:CTO, RAM:4Gb_MICRON_1600_S,FB_2G_HYNIX_A_DIE					
	639-5260	PCBA,MLB,KEPLER,CRW_CTO,8G-MIC,VR-ELP,J45G	BASE_BOM,DEVEL_BOM,CPU_CW:CTO, RAM:4Gb_MICRON_1600_S,FB_2G_ELPIDA					
	639-5261	PCBA,MLB,KEPLER,CRW_CTO,8G-ELP,VR-HYN,J45G	BASE_BOM,DEVEL_BOM,CPU_CW:CTO, RAM:4Gb_ELPIDA_1600_S,FB_2G_HYNIX_A_DIE					
	639-5262	PCBA,MLB,KEPLER,CRW_CTO,8G-ELP,VR-ELP,J45G	BASE_BOM,DEVEL_BOM,CPU_CW:CTO, RAM:4Gb_ELPIDA_1600_S,FB_2G_ELPIDA					
	639-5263	PCBA,MLB,KEPLER,CRW_CTO,16G-HYN,VR-HYN,J45G	BASE_BOM,DEVEL_BOM,CPU_CW:CTO, RAM:4Gb_HYNIX_1600_S,FB_2G_HYNIX_A_DIE					
	639-5264	PCBA,MLB,KEPLER,CRW_CTO,16G-HYN,VR-ELP,J45G	BASE_BOM,DEVEL_BOM,CPU_CW:CTO, RAM:4Gb_HYNIX_1600_S,FB_2G_ELPIDA					
	639-5265	PCBA,MLB,KEPLER,CRW_CTO,16G-MIC,VR-HYN,J45G	BASE_BOM,DEVEL_BOM,CPU_CW:CTO, RAM:4Gb_MICRON_1600_S,FB_2G_HYNIX_A_DIE					
	639-5266	PCBA,MLB,KEPLER,CRW_CTO,16G-MIC,VR-ELP,J45G	BASE_BOM,DEVEL_BOM,CPU_CW:CTO, RAM:4Gb_MICRON_1600_S,FB_2G_ELPIDA					
	639-5267	PCBA,MLB,KEPLER,CRW_CTO,16G-ELP,VR-HYN,J45G	BASE_BOM,DEVEL_BOM,CPU_CW:CTO, RAM:4Gb_ELPIDA_1600_S,FB_2G_HYNIX_A_DIE					
	639-5268	PCBA,MLB,KEPLER,CRW_CTO,16G-ELP,VR-ELP,J45G	BASE_BOM,DEVEL_BOM,CPU_CW:CTO, RAM:4Gb_ELPIDA_1600_S,FB_2G_ELPIDA					
	639-5478	PCBA,MLB,KEPLER,CRW_BEST,8G-HYN,VR-4GHYN,J45G	BASE_BOM,DEVEL_BOM,CPU_CW:BST, RAM:4Gb_HYNIX_1600_S,FB_4G_HYNIX					
	639-5479	PCBA,MLB,KEPLER,CRW_BEST,8G-MIC,VR-4GHYN,J45G	BASE_BOM,DEVEL_BOM,CPU_CW:BST, RAM:4Gb_MICRON_1600_S,FB_4G_HYNIX					
	639-5480	PCBA,MLB,KEPLER,CRW_BEST,8G-ELP,VR-4GHYN,J45G	BASE_BOM,DEVEL_BOM,CPU_CW:BST, RAM:4Gb_ELPIDA_1600_S,FB_4G_HYNIX					
	639-5481	PCBA,MLB,KEPLER,CRW_BEST,16G-HYN,VR-4GHYN,J45G	BASE_BOM,DEVEL_BOM,CPU_CW:BST, RAM:4Gb_HYNIX_1600_S,FB_4G_HYNIX					
	639-5482	PCBA,MLB,KEPLER,CRW_BEST,16G-MIC,VR-4GHYN,J45G	BASE_BOM,DEVEL_BOM,CPU_CW:BST, RAM:4Gb_MICRON_1600_S,FB_4G_HYNIX					
	639-5483	PCBA,MLB,KEPLER,CRW_BEST,16G-ELP,VR-4GHYN,J45G	BASE_BOM,DEVEL_BOM,CPU_CW:BST, RAM:4Gb_ELPIDA_1600_S,FB_4G_HYNIX					
	639-5484	PCBA,MLB,KEPLER,CRW_CTO,8G-HYN,VR-4GHYN,J45G	BASE_BOM,DEVEL_BOM,CPU_CW:CTO, RAM:4Gb_HYNIX_1600_S,FB_4G_HYNIX					
	639-5485	PCBA,MLB,KEPLER,CRW_CTO,8G-MIC,VR-4GHYN,J45G	BASE_BOM,DEVEL_BOM,CPU_CW:CTO, RAM:4Gb_MICRON_1600_S,FB_4G_HYNIX					
	639-5486	PCBA,MLB,KEPLER,CRW_CTO,8G-ELP,VR-4GHYN,J45G	BASE_BOM,DEVEL_BOM,CPU_CW:CTO, RAM:4Gb_ELPIDA_1600_S,FB_4G_HYNIX					
	639-5487	PCBA,MLB,KEPLER,CRW_CTO,16G-HYN,VR-4GHYN,J45G	BASE_BOM,DEVEL_BOM,CPU_CW:CTO, RAM:4Gb_HYNIX_1600_S,FB_4G_HYNIX					
	639-5488	PCBA,MLB,KEPLER,CRW_CTO,16G-MIC,VR-4GHYN,J45G	BASE_BOM,DEVEL_BOM,CPU_CW:CTO, RAM:4Gb_MICRON_1600_S,FB_4G_HYNIX					
	639-5489	PCBA,MLB,KEPLER,CRW_CTO,16G-ELP,VR-4GHYN,J45G	BASE_BOM,DEVEL_BOM,CPU_CW:CTO, RAM:4Gb_ELPIDA_1600_S,FB_4G_HYNIX					
J45G BOM Groups								
	BOM GROUP	BOM OPTIONS						
	J45G_COMMON	ALTERNATE,COMMON,J45G_COMMON1,J45G_COMMON2,J45G_PROGPARTS,GFX_BM,ACAPS:A2						
	J45G_COMMON1	CPUMEM:S0,TBTHV:P1SV,SKIP_5V3V3:AUDIBLE,CHGR_5V:LDO,CPUPEG:X8X8,S2_PWR:S0						
	J45G_COMMON2	EDP:YES,LPCPLUS_CONN:YES,LPCPLUS_R:YES,XDP,RIO_PWR:1V5,SPI:DUAL_IO,SSD_PWR_EN:GPIO,CAM_WAKE:NO						
	J45G_PVT	BKLT:PROD,SENSOR_NONPROD:N						
	J45G_PROGPARTS	SMC_PROG:PROTO4,BOOTROM_PROG:PROTO4,TBTROM:PROG,TPAD_PSOC:PROG,GFX_PROGPARTS						
	GFX_PROGPARTS	DPMUXMCU:PROG						
	J45G_DEVEL:ENG	ALTERNATE,XDP_DEBUG,SOPGOOD_I1L,D0VREF_DAC,SENSOR_NONPROD:Y,BKLT:ENG,DBGLED,CAM_XTAL:YES,DPMUX_DEBUG						
	J45G_DEVEL:DVT	ALTERNATE,XDP_DEBUG,BKLT:PROD,SENSOR_NONPROD:N,DBGLED						
	GFX_BM	GK107:GX,DPMUX:HOCO						
	XDP_DEBUG	XDP_CONN,XDP_PCH						
Module Parts								
	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION		
	33784599	1	IC,CPU,CW,FREQ,C0,2.0,47W,+13E,CM,80A	U0500	CRITICAL	CPU_CW:BETTER		
	33784600	1	IC,CPU,CW,FREQ,C0,2.0,47W,+13E,CM,80A1344	U0500	CRITICAL	CPU_CW:BST		
	33784624	1	IC,CPU,CW,FREQ,C0,2.0,47W,+13E,CM,80A1344	U0500	CRITICAL	CPU_CW:CTO		
	33784542	1	IC,ROM,LEFT-M,8087,C2,88199,FREQ,250MHz,PC80A	U1100	CRITICAL			
	33881247	1	IC,TWT,FR-4C,AA,FREQ,CTO,68L3C,PC80A48	U2800	CRITICAL			
	33881186	1	IC,ROM1705A2,82,PC1E,CM8A,888,200PC80A	U3900	CRITICAL			
	33350700	1	IC,SDRAM,4GBIT,DDR3L-1600,SDMA,78P,PSDA	U4000	CRITICAL			
	33350667	16	IC,SDRAM,4GBIT,DDR3L-1600,SDMA,78P,PSDA		CRITICAL	4Gb_HYNIX_1600_S		
	33380624	16	IC,SDRAM,DDR3-1600,612M8S,78P8DA,C-DIE,SAMSUNG		CRITICAL	4Gb_SAMSUNG_1600_S		
	33380703	16	IC,SDRAM,4GBIT,DDR3L-1600,F-DIE,88,78P		CRITICAL	4Gb_ELPIDA_1600_S		
	33350660	16	IC,SDRAM,4GBIT,DDR3L-1600,Y8DA,78P,PSDA		CRITICAL	4Gb_MICRON_1600_S		
	33350667	32	IC,SDRAM,4GBIT,DDR3L-1600,SDMA,78P,PSDA		CRITICAL	4Gb_HYNIX_1600		
	33380624	32	IC,SDRAM,DDR3-1600,612M8S,78P8DA,C-DIE,SAMSUNG		CRITICAL	4Gb_SAMSUNG_1600		
	33380703	32	IC,SDRAM,4GBIT,DDR3L-1600,F-DIE,88,78P		CRITICAL	4Gb_ELPIDA_1600		
	33380660	32	IC,SDRAM,4GBIT,DDR3L-1600,Y8DA,78P,PSDA		CRITICAL	4Gb_MICRON_1600		
	33784256	1	IC,CPU,DR107-0T,A2,80A008	U8400	CRITICAL	GK107:GT		
	33784427	1	IC,CPU,16708,924082,1.8570V,1.0V,PSDA048	U8400	CRITICAL	GK107:GX		
	33784616	1	IC,CPU,DR107-762,A2,940086,1.05V,1.0V,PSDA0	U8400	CRITICAL	GK107:GX2		
	33380630	4	IC,SDRAM,DDR3S,4GBE22,A-DIE,HYNIX	U8800,U8850,U8900,U8950	CRITICAL	FB_2G_HYNIX_A_DIE		
	33380631	4	IC,SDRAM,DDR3S,4GBE22,C-DIE,SAMSUNG	U8800,U8850,U8900,U8950	CRITICAL	FB_2G_SAMSUNG		
	33350695	4	IC,SDRAM,DDR3S,2GBE1,SD8P8,170P8DA	U8800,U8850,U8900,U8950	CRITICAL	FB_2G_ELPIDA		
	33380701	4	IC,SDRAM,DDR3S,2GBE1,SD8P8,170P8DA,SD8032128800-4A	F U8800,U8850,U8900,U8950	CRITICAL	FB_2G_ELPIDA_29nm		
	33380734	4	IC,SDRAM,DDR3S,4GBE2,4GBE2,HYNIX,SD8032128800-52C	U8800,U8850,U8900,U8950	CRITICAL	FB_2G_HYNIX_29nm		
	33380685	4	IC,SDRAM,DDR3S,4GBE2,HYNIX,SD8032128800-52C	U8800,U8850,U8900,U8950	CRITICAL	FB_4G_HYNIX		
DRAM SPD Straps								
	BOM GROUP	BOM OPTIONS						
	RAM:2Gb_HYNIX_1600	RAMCFG3:L,RAMCFG2:L,RAMCFG1:L,RAMCFG0:L						
	RAM:2Gb_SAMSUNG_1600	RAMCFG3:L,RAMCFG2:L,RAMCFG1:L,RAMCFG0:H						
	RAM:2Gb_ELPIDA_1600	RAMCFG3:L,RAMCFG2:L,RAMCFG1:H,RAMCFG0:L						
	RAM:2Gb_MICRON_1600	RAMCFG3:L,RAMCFG2:L,RAMCFG1:H,RAMCFG0:H						
	RAM:4Gb_HYNIX_1600_S	4Gb_HYNIX_1600_S,RAMCFG3:L,RAMCFG2:H,RAMCFG1:L,L,RAMCFG0:L						
	RAM:4Gb_SAMSUNG_1600_S	4Gb_SAMSUNG_1600_S,RAMCFG3:L,RAMCFG2:H,RAMCFG1:L,L,RAMCFG0:H						
	RAM:4Gb_ELPIDA_1600_S	4Gb_ELPIDA_1600_S,RAMCFG3:L,RAMCFG2:H,RAMCFG1:H,RAMCFG0:L						
	RAM:4Gb_MICRON_1600_S	4Gb_MICRON_1600_S,RAMCFG3:L,RAMCFG2:H,RAMCFG1:H,RAMCFG0:H						
	RAM:4Gb_HYNIX_1600	4Gb_HYNIX_1600,RAMCFG3:H,RAMCFG2:L,RAMCFG1:L,L,RAMCFG0:L						
	RAM:4Gb_SAMSUNG_1600	4Gb_SAMSUNG_1600,RAMCFG3:H,RAMCFG2:L,RAMCFG1:L,L,RAMCFG0:H						
	RAM:4Gb_ELPIDA_1600	4Gb_ELPIDA_1600,RAMCFG3:H,RAMCFG2:L,RAMCFG1:H,RAMCFG0:L						
	RAM:4Gb_MICRON_1600	4Gb_MICRON_1600,RAMCFG3:H,RAMCFG2:L,RAMCFG1:H,RAMCFG0:H						
Development/Base BOM								
	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION		
	685-0177	1	J45G_MLB,KEPLER_BASE_BOM	BASE	CRITICAL	BASE_BOM		
	985-0181	1	J45G_MLB,KEPLER_DEVEL_BOM	DEVEL	CRITICAL	DEVEL_BOM		
BOM Configuration								
SYNC MASTER=J15 REFERENCE				SYNC DATE=07/31/2019				
PAGE TITLE				BOM Configuration				
Apple Inc.				051-0675		DVT		
6.0.0				dvt				
NOTICE OF PROPRIETARY PROPERTY:				THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2 NOT TO REPRODUCE OR COPY IT 3 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 4 ALL RIGHTS RESERVED				
PAGE				2 OF 119		DVT		
2 OF 94								
	8	7	6	5	4	3	2	1





Programmables - All builds

341S3920	1	IC,EEPROM,FALCON RIDGE (V13.1),J44/J45	U2890	CRITICAL	TBTROM:PROG
335S0915	1	EEPROM,SPI FLASH ROM,4MB1L,50MHZ,US088	U2890	CRITICAL	TBTROM:BLANK
335S0852	1	IC,GPURON,D2,BLANK	U9101	CRITICAL	GPUROM:BLANK
341S3565	1	IC,NDP MDX-95C,(H8H88A8) V3.2.8,DVB,D2	U9600	CRITICAL	DPMUXMCU:PROG
337S4313	1	IC,MCU,H88/2113,9XMM,TLP-145V	U9600	CRITICAL	DPMUXMCU:BLANK
341S3856	1	IC,TRAPD/KYBD CNTLRA,CU only,V225,J45	U4801	CRITICAL	TPAD_PROC:PROG
337S4587	1	IC,TP_PPROC,QFN,BLANK	U4801	CRITICAL	TPAD_PROC:BLANK

SMC

338S1214	1	IC,SMC-A3,40MHZ/S0DM1P9,8CPL,PW,1578GA	U5000	CRITICAL	SMC_PROG:BASE
341S3901	1	IC,SMC-B1,8CPL,EXT,V2.16Q13,PROTO4,J45G	U5000	CRITICAL	SMC_PROG:PROTO4
341S3741	1	IC,SMC-A3,8CPL,EXT,VXXXX,PVT,J15	U5000	CRITICAL	SMC_PROG:PVT

EFI ROM

335S0807	1	IC,SPI SRL 50MHZ FLASH,64MBIT,80P,FOUR,L	U6100	CRITICAL	BOOTROM_PROG:BLANK
335S0812	1	64MBIT SPI SRL DUAL I/O FLASH,80TC9,R	U6100	CRITICAL	BOOTROM_PROG:BLANK2
341S3712	1	IC,EFI ROM(V0008) PROTO 0,J15	U6100	CRITICAL	BOOTROM_PROG:PROTO
341S3742	1	IC,EFI ROM(V0013) PROTO 1,J15	U6100	CRITICAL	BOOTROM_PROG:PROTO1
341S3890	1	IC,EFI ROM(V0100) PROTO 3-J45 & RVT-J45	U6100	CRITICAL	BOOTROM_PROG:PROTO3
341S3904	1	IC,EFI ROM(V0106) PROTO 4,J45	U6100	CRITICAL	BOOTROM_PROG:PROTO4

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1053	376S0604		ALL	Widene Alt to PencilKit
128S0311	128S0329		ALL	SMC Alt to Manta
138S0739	138S0706		ALL	Resonung Alt to Manta
197S0481	197S0480		ALL	Spence Alt to Mnt
371S0713	371S0558		ALL	IDE Alt to AT
152S0461	152S1645		ALL	Spence Alt to Vabney
376S1080	376S0820		ALL	Widene Alt to Dr Beel
155S0667	155S0583		ALL	Powerpoint Alt to YEM
376S1032	376S0855		ALL	Thulika Alt to Widenes
376S1129	376S0855		ALL	IDE Alt to Widenes
376S1089	376S1128		ALL	IDE Alt to Widenes
138S0681	138S0638		ALL	Yelpo Videns Alt to Resonung
128S0371	128S0376		ALL	Spence Alt to Manta
333S0629	333S0703		ALL	Spide Alt to die
138S0803	138S0639		ALL	Resonung Alt to Manta
138S0843	138S0674		ALL	Resonung Alt to Manta
138S0846	138S0811		ALL	Resonung Alt to Manta
127S0164	127S0162		ALL	Spence Alt to Vabney
138S0732	138S0715		ALL	Spence Alt to Vabney
128S0364	128S0264		ALL	Spence Alt to Manta
333S0704	333S0700		ALL	Murkin to Manta spence
353S3527	353S3528		ALL	Widene SMC Mnt
353S3526	353S3528		ALL	To use Mnt
197S0466	197S0464		ALL	Spence Alt to Mnt
311S0649	311S0541		ALL	OW Alt to Thulika (spence,spence)
197S0479	197S0478		ALL	Spence Alt to Mnt


FROM J15

SYNC MASTER=J15 REFERENCE

SYNC DATE=07/31/2019

PAGE TITLE

BOM Configuration

 Apple Inc.

051-0675

REVISION

6.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE INFORMATION IS NOT TO BE DISCLOSED OR REPRODUCED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF APPLE INC. THE INFORMATION IS NOT TO BE DISCLOSED OR REPRODUCED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF APPLE INC.

SEARCH

dvf

PAGE

3 OF 119


SHEET

3 OF 94





























Intel recommendation: 4x 470uF 4mOhm (3 CPU-side, 1 opposite), 20x 22uF 0805 (10 CPU-side, 10 opposite near edge), 4x 10uF 0603 (2 CPU-side, 2 opposite), 20x 1uF 0402 (under CPU)

Apple Implementation: 9x 210uF 6mOhm, 44x 10uF 0402, 4x 10uF 0402, 20x 1uF 0402

PLACEMENT NOTE (C1000-C1019):

Place on bottom side of U0500



Intel recommendation: 2x 330uF, 8x 10uF 0603, 10x 1uF 0402

Apple Implementation: 2x 330uF, 8x 10uF 0603, 10x 1uF 0402


PLACEMENT NOTE (C1080-C1089):


Place on bottom side of U0500




Intel recommendation: 2x 0.01uF 0402 (1 near CPU, 1 near SVID pull-ups)

Apple Implementation: 2x 0.01uF 0402 (second cap is on CPU VR page)



SYNC MASTER=CLEAN J15		SYNC DATE=05/02/2017	
PAGE 11			
CU Decoupling			
 Apple Inc.		MASTER NUMBER 051-0675	
		REVISION 6.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE EXCLUSIVE PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2. NOT TO REPRODUCE OR COPY IT 3. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 4. TO KEEP THIS INFORMATION			
		PAGE 10 OF 119	
		REVISION 10 OF 94	




































PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
113S0022	1	RES,FF,0 OHM,(0200HM MAX),2A,0603	L1790		

SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE			
PCH DECOUPLING			
 Apple Inc.		ISSUED NUMBER 051-0675	ISSUE D
REVISION		6.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. NO PART OF THIS DOCUMENT IS TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF APPLE INC.		REASON dvt	
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE IT NOT TO REPRODUCE OR COPY IT IT NOT TO AVAILAB OR PUBLISH IT IN WHOLE OR PART ALL RIGHTS RESERVED		PAGE 17 OF 119 PAGE 17 OF 94	













8	7	6
---	---	---




## Flexible I/O Aliases

SD Card Reader is always USB3 in this implementaton.



## Flexible I/O Configuration Strap

Flexible I/O configuration strap  
Must pull signal correctly even if always USB or PCIe




## PCH 33MHz Clock for DPMUX




## GS3 Connector Support

DEVSLP not supported on LPT-H



5	4
---	---




```
HDMI  HPD  pull-down
```




## Redwood Ridge Support

RR output is open-drain, no isolation necessary




## Redwood Ridge JTAG Isolation

TBTLIC can be on when S0 is off, and vice-versa  
Isolation ensures no leakage to RR or PCH  
U2060 supports I/O's powered when VCC=0V




3	2	
---	---	--


## Unbuffered




## RAM Configuration Straps



## GPIO Glitch Prevention




SYMC MASTER-CLEAN J45		SYMC DATE=04/26/2013	
Project Chipset Support			
 Apple Inc.	DRAWING NUMBER 051-0675		TITLE D
	REVISION 6.0.0		
	NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. INCLUDING BUT NOT LIMITED TO THE APPLE LOGO. I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART I ALL RIGHTS RESERVED		DRAWN dvt
		DATE 2013 04 26	TIME 11:09
		SHEET 20 OF 94	



```

CPUVDDQ_EN    = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L
MEMVTT_EN     = (ISOLATE_CPU_MEM_L + PLT_RST_L)    * PM_SLP_S3_L
MEM RESET L   = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L

```



	Step	ISOLATE_CPU_MEM_L	PUT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	CPUVDDO_EN
S0	0	1	1	1	1	1	CPU_MEM_RESET_L	1	1
	1	0	1	1	1	1	1	1	1
to	2	0	0	1	1	1	1	0	1
S3	3	0	0	0	1	X	1	0	0
	4	0	0	1	1	X	1	0	1
to	5	0	0	1	1	0 (*)	1	1	1
	6	0	0	1	1	1	1	1	1
S0	7	1	1	1	1	1	CPU_MEM_RESET_L	1	1

NOTE: In the event of a S3->S5 transition ISOLATE\_CPU\_MEM\_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM\_RESET\_L will not properly assert. Software must deassert ISOLATE\_CPU\_MEM\_L and then generate a valid reset cycle on CPU MEM\_RESET\_L.

75mA max load @ 0.75V  
60mW max power

CRITICAL  
CPUMEM:S0  
Q2150  
DMNSL06VK-7  
SOT-563

CRITICAL  
CPUMEM:S0  
Q2150  
DMNSL06VK-7  
SOT-563

NO STUFF  
C2151  
0.001UF  
E30  
CE99  
402

VDD 5V  
GND 0V



## Page Notes

Power aliases required by this page:

```
- =PP3V3_S3_VREFMRGN
```

```
- =PPDDR_S3_MEMVREF
```

---

Signal aliases required by this page:

```
- =I2C VREFDACS SCL
```

```
- =I2C_VREFDACS_SDA
```

```
- =I2C_VREFBACS_SDA
- =I2C_PCA9557D_SCL
```


```
- =I2C_PCA9557D_SDA
```

BOM options provided by this page:

- DDRVREF DAC - Stuffs DAC margining circuit.

## CPU-Based Margining

FETs for CPU isolation during S3




NOTE: CPU DAC output step sizes:  
DDR3 (1.5V) 7.70mV per step  
DDR3L (1.35V) 6.99mV per step

NOTE: CPU has single output for VREFOCA. Split into two signals for independent DAC margining support. When DAC margining VREFOCA ensure ISOLATE\_CPU\_MEM\_L is low to remove short due to CPU.

## DAC-Based Margining

DAC sets voltage level, PCA9557 & FETs enable outputs and disables margining after platform reset.



NOTE: MEMVREG and FRAMEBUF share  
a DAC output, cannot enable  
both at the same time!

RST\* on 'platform reset' so that system watchdog will disable margining.


NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.


PCA9557D RESET I

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG
DAC Channel:	A	B	C	C	D
PCA9557D Pin:	1	2	3	4	5
	DDR3 (1.5V)		DDR3L (1.35V)		
Nominal value	0.750V (DAC: 0x3A = 0.747mV)		0.675V (DAC: 0x34 = 0.670mV)		1.500V (DAC: 0x74 = 1.495V)
Margined target:	0.300V - 1.200V (+/- 450mV)		0.275V - 1.075V (+/- 400mV)		1.343V (DAC: 0x68 = 1.341V)
DAC range:	0.000V - 1.508V (0x00 - 0x75)		0.000V - 1.354V (0x00 - 0x69)		0.000V - 1.800V (+/- 300mV)
Margined range:	0.299V - 1.206V (+/- 453mV)		0.269V - 1.083V (+/- 406mV)		0.950V - 1.750V (+/- 400mV)
VRef current:	+901uA - 911uA (= sourced)		+811uA - 816uA (= sourced)		0.000V - 2.707V (0x00 - 0xD2)
DAC step size:	7.68mV / step @output		7.67mV / step @output		0.932V - 1.760V (+/- 414mV)
					2.575mV / step @output
					3.923mV / step @output
					2.8uA - 29uA (= sourced)


## VRef Dividers

Always used, regardless  
of margining option.



SYNCH MASTER=CLEAN J45		SYNCH DATE=04/26/201	
PAGE 1/15			
DDR3 VREF MARGINING			
 Apple Inc.		DRAWING NUMBER 051-0675	
		REVISION 6.0.0	
NOTICE OF PROPRIETARY PROPERTY: INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FOLLOWING AGREEMENTS APPLY: I. I MAINTAIN THIS DOCUMENT IN CONFIDENCE II. I DO NOT REPRODUCE OR COPY IT III. I DO NOT REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SEARCHED dvt INDEXED 22 OF 119 22 OF 94	


































Power aliases required by this page:  
 - =PPVIN\_SW\_TBTBST (8-13V Boost Input)  
 - =PP15V\_TBT\_REG (15V Boost Output)

---

Signal aliases required by this page:  
 (NONE)

---

BOM options provided by this page:  
 (NONE)



O3000  
DMN32D2LFB4  
DYN\_LOAD=3  
DYN\_VER=3


PP3V3\_S4\_TBT

Pull-up on RR page

PM\_BATLOW\_L

TBT\_BATLOW\_L


MAKE\_BASE\_TRUE

SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2010	
Thunderbolt Mobile Support			
 Apple Inc.		MAKING NUMBER 051-0675	
		REVISION 6.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I! NOT TO REPRODUCE OR COPY IT I! NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I! IN ANY MANNER WHATSOEVER			
		REVISION dvt	
		PAGE 30 OF 119	
		30 OF 94	



### 3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.




For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,0.01	R3210,R3213		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,0.01	R3211,R3214		TBTHV:P12V

Nominal Min Max  
IHVS0/S3 1120mA 1090mA 1170mA (12W minimum)

### Thunderbolt Connector A




SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2019	
PAGE TITLE		Thunderbolt Connector A	
Apple Inc.		051-0675 D	
REVISION		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		dvt	
THIS INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. AND IS NOT TO BE REPRODUCED OR COPIED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM.		PAGE	
1. NOT TO REPRODUCE OR COPY IT		32 OF 119	
2. NOT TO REPRODUCE OR COPY IT		31 OF 94	



### 3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.




For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,0MD,LF	R3310,R3313		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,0MD,LF	R3311,R3314		TBTHV:P12V


Nominal Min Max  
IHVS0/S3 1120mA 1090mA 1170mA (12W minimum)

### Thunderbolt Connector B





SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE		PAGE NO	
Thunderbolt Connector B		051-0675	
Apple Inc.		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		dvt	
THIS INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. AND IS TO BE KEPT IN CONFIDENCE.		33 OF 119	
11 NOT TO REPRODUCE OR COPY IT		32 OF 94	
12 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
13 ALL RIGHTS RESERVED			










SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2019	
PAGE TITLE			
SSD Connector			
 Apple Inc.		051-0675	D
		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		dvt	
THE INFORMATION CONTAINED HEREIN IS THE			
PROPERTY OF APPLE INC. AND IS NOT TO BE			
REPRODUCED OR COPIED IN ANY MANNER			
WITHOUT THE EXPRESS WRITTEN PERMISSION			
OF APPLE INC.			
© 2019 APPLE INC. ALL RIGHTS RESERVED.			
PAGE		37 OF 119	
		34 OF 94	















8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---


## D

1




## B

- A




8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



























# DC-In Voltage Sense Enable & Filter




# PBUS Voltage Sense Enable & Filter




# COMPUTING High Side Current Sense / Filter




# GRAPHICS High Side Current Sense / Filter




# OTHERS (5V) High Side Current Sense / Filter




# OTHERS (3.3V) High Side Current Sense / Filter



# CHARGER BMON HIGH SIDE (BATTERY DISCHARGE) CURRENT SENSE & FILTER








# DC-IN (AMON) Current Sense Filter





SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE		High Side Voltage and Current Sensing	
Apple Inc.		051-0675	
NOTICE OF PROPRIETARY PROPERTY:		6.0.0	
THE INFORMATION CONTAINED HEREIN IS THE		dvt	
PROPRIETARY PROPERTY OF APPLE INC. THE		54 OF 119	
FOUNDER AGREES TO THE FOLLOWING:		44 OF 94	
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
11. NOT TO REPRODUCE OR COPY IT			
12. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
13. ALL RIGHTS RESERVED			







Individual Sense R is 0.75mOhm  
EDP: 95A TDP :45A  
(Effective Sense R is 0.25mOhm due to summing of the 3 phases)



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0201	1	RES,MTL FILM,0.5,1/20W,0201,SMD,LF	R5506		SENSOR_NONPROD:N

removed LCD BKLT Voltage Sensing



SYMC MASTER-CLEAN 245		SYMC DATE=01/26/2013	
PAGE TITLE			
Load Side Voltage and Current Sensing			
	Apple Inc.		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FOLLOWING AGREES TO HOLD IN TRUST 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2. NOT TO REPRODUCE OR COPY IT 3. NOT TO DISSEMINATE OR PUBLISH IT IN WHOLE OR PART 4. IN ALL RIGHTS RESERVED		DRAWING NUMBER 051-0675	TITLE D
		REVISION 6.0.0	
		SEANCE dvt	
		55	OF 119
		SHEET 45	OF 94

















SYNC MASTER=CLEAN J45		SYNC DATE=06/23/2013	
PAGE TITLE			
Fan Connectors			
 Apple Inc.	REPORTING NUMBER	051-0675	PAGE
	REVISION	6.0.0	D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHER AGREES TO THE FOLLOWING:			
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
11. NOT TO REPRODUCE OR COPY IT			
111. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
1V ALL RIGHTS RESERVED			
SEARCH		dvt	60 OF 119
PAGE		48 OF 94	




# SPI Bus Series Termination




# SMC12 SPI SUPPORT




# LPC+SPI Connector



# SPI ROM



SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE 11/15			
SPI ROM / LPC+SPI Conn.			
 Apple Inc.		DRAWING NUMBER 051-0675	REV D
6.0.0			
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FORGEE AGREE TO DO THE FOLLOWING: 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE IF NOT TO REPRODUCE OR COPY IT IF NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IN ALL RIGHTS RESERVED			
		REVISION dvt	
		PAGE 61 OF 119	
		SHEET 49 OF 94	

















SYNC MASTER-CLEAN J45		SYNC DATE-04/26/2013	
<div> <div>  <div> <div>AUDIO: SPEAKER AMP</div> <div>Apple Inc.</div> </div> </div> <div> <div>SEARCHING NUMBER</div> <div>051-0675</div> </div> <div> <div>REVISION</div> <div>6.0.0</div> </div> </div>			
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FOLLOWING INFORMATION IS UNCLASSIFIED 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11 NOT TO REPRODUCE OR COPY IT 12 NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART 14 ALL RIGHTS RESERVED		<div> <div>SEARCH</div> <div>dvt</div> </div> <div> <div>PAGE</div> <div>64</div> </div> <div> <div>OF</div> <div>119</div> </div> <div> <div>DATE</div> <div>52 OF 94</div> </div>	






SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE			
AUDIO: JACK			
 Apple Inc.	DRAWING NUMBER		051-0675
	REVISION		6.0.0
	SEARCH		dvt
NOTICE OF PROPRIETARY PROPERTY:			PAGE
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FORERUNNER AGREES TO THE FOLLOWING:			65 OF 119
1. NOT TO REPRODUCE OR COPY IT			53 OF 94
2. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
3. ALL RIGHTS RESERVED			








# MagSafe DC Power Jack




## 1-Wire OverVoltage Protection

The chassis ground will otherwise float and can send transients onto ADAPTER\_SENSE when AC is connected.




## 3.425V "G3Hot" Supply

Supply needs to guarantee 3.11V delivered to SMC Vbat generator



$$V_{out} = 1.25V * (1 + R_a / R_b)$$

## BATTERY CONNECTOR



SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
DC-In & Battery Connectors		051-0675 D	
Apple Inc.		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		dvt	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. AND IS NOT TO BE REPRODUCED OR COPIED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM.		70 OF 119	
11 NOT TO REPRODUCE OR COPY IT		55 OF 94	
11 NOT TO REPRODUCE OR COPY IT			
11 NOT TO REPRODUCE OR COPY IT			








[illegible][illegible]







# DDR3L (1V35 S3) REGULATOR




SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2019	
PAGE TITLE		1.35V DDR3L SUPPLY	
Apple Inc.		051-0675	
NOTICE OF PROPRIETARY PROPERTY:		6.0.0	
THE INFORMATION CONTAINED HEREIN IS THE		dvt	
PROPERTY OF APPLE INC. AND IS TO BE		74 OF 119	
MAINTAINED IN CONFIDENCE		59 OF 94	
NOT TO BE REPRODUCED OR COPIED			
IN WHOLE OR PART			
ALL RIGHTS RESERVED			








# 1V05 S0 REGULATOR



SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2019	
PAGE TITLE			
1V05V POWER SUPPLY			
 Apple Inc.		051-0675	D
		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		6.0.0	
THE INFORMATION CONTAINED HEREIN IS THE		dvf	
PROPERTY OF APPLE INC.			
THE INFORMATION CONTAINED HEREIN IS THE		76 OF 119	
PROPERTY OF APPLE INC.			
THE INFORMATION CONTAINED HEREIN IS THE		61 OF 94	
PROPERTY OF APPLE INC.			
THE INFORMATION CONTAINED HEREIN IS THE			
PROPERTY OF APPLE INC.			
THE INFORMATION CONTAINED HEREIN IS THE			
PROPERTY OF APPLE INC.			




## Page Notes

Power aliases required by this page:  
 - PPSVIN\_S0\_LCDBKLT (9-12.6V LCD Backlight Input)  
 - PPSV\_S0\_BKLTCTRL (5V Backlight Driver Input)  
 - PPSV\_S0\_KBDLED (5V Keyboard Backlight Input)

BOM options provided by this page:  
 BKLT:ENG - Stuffs 10.2 ohm series R for engineering builds  
 BKLT:PROD - Stuffs 0 ohm series R for production


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	8	RES,MTL,FLTM,0 OHM,1A MAX,0402,SMD	DFL82100		BKLT:PROD



SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE		LCD/KBD Backlight Driver	
Apple Inc.		051-0675 D	
NOTICE OF PROPRIETARY PROPERTY:		6.0.0	
THE INFORMATION CONTAINED HEREIN IS THE		dvt	
PROPRIETARY PROPERTY OF APPLE INC. NO		77 OF 119	
THE INFORMATION CONTAINED HEREIN IS THE		62 OF 94	
PROPERTY OF APPLE INC. NO			
THE INFORMATION CONTAINED HEREIN IS THE			
PROPERTY OF APPLE INC. NO			
THE INFORMATION CONTAINED HEREIN IS THE			
PROPERTY OF APPLE INC. NO			




## 1.5V S0 Regulator




## 1.05V SUS LDO

Lynx Point-H requires JTAG pull-ups to be powered at 1.05V in SUS.  
Pull-ups (3) must be 51 ohms to support XDP (not required in production).  
70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V SUS, which burns 100mW in all S-states.



SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE		Misc Power Supplies	
Apple Inc.		051-0675	D
NOTICE OF PROPRIETARY PROPERTY:		6.0.0	
THE INFORMATION CONTAINED HEREIN IS THE		dvf	
PROPERTY OF APPLE INC. AND IS NOT TO BE		78 OF 119	
REPRODUCED OR COPIED IN ANY MANNER		63 OF 94	
WITHOUT THE WRITTEN PERMISSION OF APPLE INC.			
© 2013 APPLE INC. ALL RIGHTS RESERVED.			






Power FETs	
Part	TPS22924C
Type	Load Switch
R(on)	18.5 mOhm Typ @ 2.5V
	25.8 mOhm Max


NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. AND IS NOT TO BE DISCLOSED OR REPRODUCED IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC.	
11 NOT TO REPRODUCE OR COPY IT	
12 NOT TO REPRODUCE OR PUBLISH IT IN WHOLE OR PART	
13 ALL RIGHTS RESERVED	


Apple Inc.	051-0675
6.0.0	dvt
80 OF 119	64 OF 94










SYNC MASTER-D3 KEPLER		SYNC DATE=01/11/2013
PAGE TITLE		
Power Sequencing EG/PCH S0		
 Apple Inc.	DEPARTING NUMBER	051-0675
	REVISION	6.0.0
	SEARCH	dvt
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHING OF THIS INFORMATION IS MADE UNDER THE FOLLOWING:		
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
11. NOT TO REPRODUCE OR COPY IT		
111. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
1V ALL RIGHTS RESERVED		
PAGE		82 OF 119
SHEET		66 OF 94




# LCD PANEL INTERFACE (eDP)



## LCD Panel HPD & AUX strapping

SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE		eDP Display Connector	
REPORTING NUMBER		051-0675	D
REVISION		6.0.0	
SEARCH		dvt	
PAGE		83 OF 119	
SHEET		67 OF 94	






Power aliases required by this page:  
- +PP3V3\_GPU\_VDD33

Signal aliases required by this page:  
(none)

SW options provided by this page:  
(none)





















8

7

6

5

4

3

2




1

## Page Notes

Power aliases required by this page:  
- PPIV35\_V35\_GPU\_FB\_VDD

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

U8900  
32MX32-1.25GHZ-MFL  
BGA  
H5GQ1H24AFR-T2C

(1 OF 2)

OMIT\_TABLE

U8900  
32MX32-1.25GHZ-MFL  
BGA  
H5GQ1H24AFR-T2C

(2 OF 2)

PLACE CLOSE TO U8900

MIN LINE WIDTH=0.25 MM  
MIN NECK WIDTH=0.1 MM

PLACE\_CLOSE\_TO\_U8900

PLACE\_CLOSE\_TO\_U8900

PLACE\_CLOSE\_TO\_U8900

PLACE\_CLOSE\_TO\_U8900

U8950  
32MX32-1.25GHZ-MFL  
BGA  
H5GQ1H24AFR-T2C

(1 OF 2)

OMIT\_TABLE

U8950  
32MX32-1.25GHZ-MFL  
BGA  
H5GQ1H24AFR-T2C

(2 OF 2)

PLACE CLOSE TO U8950

MIN LINE WIDTH=0.25 MM  
MIN NECK WIDTH=0.1 MM

PLACE\_CLOSE\_TO\_U8950

PLACE\_CLOSE\_TO\_U8950

PLACE\_CLOSE\_TO\_U8950

PLACE\_CLOSE\_TO\_U8950

U8950  
32MX32-1.25GHZ-MFL  
BGA  
H5GQ1H24AFR-T2C

(1 OF 2)

OMIT\_TABLE

U8950  
32MX32-1.25GHZ-MFL  
BGA  
H5GQ1H24AFR-T2C

(2 OF 2)

PLACE CLOSE TO U8950


MIN LINE WIDTH=0.25 MM  
MIN NECK WIDTH=0.1 MM

PLACE\_CLOSE\_TO\_U8950

PLACE\_CLOSE\_TO\_U8950

PLACE\_CLOSE\_TO\_U8950


PLACE\_CLOSE\_TO\_U8950

SYNC MASTER=D2 MLB		SYNC DATE=07/31/2012	
PAGE TITLE			
GDDR5 Frame Buffer B			
 Apple Inc.		051-0675	D
NOTICE OF PROPRIETARY PROPERTY:		6.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FOREGOING AGREES TO THE FOLLOWING:		dvt	
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		89 OF 119	
11. NOT TO REPRODUCE OR COPY IT		73 OF 94	
12. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
13. ALL RIGHTS RESERVED			


























SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2019	
PAGE TITLE		RIO Connectors	
 Apple Inc.		DEPARTING NUMBER	051-0675 D
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		SEARCH	dvf
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE PROPRIETARY PROPERTY OF APPLE INC. THE PROPRIETARY PROPERTY OF APPLE INC. THE PROPRIETARY PROPERTY OF APPLE INC. THE PROPRIETARY PROPERTY OF APPLE INC.		DATE	95 OF 119
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	78 OF 94
11. NOT TO REPRODUCE OR COPY IT			
12. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
13. ALL RIGHTS RESERVED			










DP A & DP B AUX MUX

DP A & DP B DDC MUX

MUX TRUTH TABLE

SAI/SBI	SAO	SBO	INA	INB
0	0	0	OUTB0	OUTA0
0	0	1	OUTB1	OUTA0
0	1	0	OUTB0	OUTA1
0	1	1	OUTB1	OUTA1
1	0	0	OUTA0	OUTB0
1	0	1	OUTA0	OUTB1
1	1	0	OUTA1	OUTB0
1	1	1	OUTA1	OUTB1





SYNC MASTER=CLEAN J45 SYNC DATE=04/26/2013

Power Aliases

Apple Inc.

051-0675 D

6.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. NO PART OF THIS DOCUMENT IS TO BE REPRODUCED OR COPIED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC.

100 OF 119

81 OF 94







8		7		6		5		4		3		2		1																																						
Functional Test Points																																																				
<p><b>J3501 - airport</b></p> <p>FUNC_TEST J3501 - airport</p> <p>TRUE AP_CLKREQ_O_L 33</p> <p>TRUE AP_RESET_CONN_L 33</p> <p>TRUE PCIE_AP_D2R_P1_N 33 34</p> <p>TRUE PCIE_AP_D2R_P1_P 33 34</p> <p>TRUE PCIE_AP_R2D_N 33 34</p> <p>TRUE PCIE_AP_R2D_P 33 34</p> <p>TRUE PCIE_CLK100M_AP_CONN_N 33 34</p> <p>TRUE PCIE_CLK100M_AP_CONN_P 33 34</p> <p>TRUE PCIE_WAKE_L 33 34 35 36</p> <p>TRUE PP1V3_S3RG4_BT_F 33 34</p> <p>TRUE PP1V3_WLAN 33 34</p> <p>TRUE USB_BT_CONN_N 33 34</p> <p>TRUE USB_BT_CONN_P 33 34</p> <p>TRUE WIFI_EVENT_L 33 34 35</p> <p>TRUE GND 4X</p>				<p><b>J4002 - Camera</b></p> <p>TRUE MIPI_CLK_CONN_N 35 36</p> <p>TRUE MIPI_CLK_CONN_P 35 36</p> <p>TRUE CAM_SENSOR_WAKE_L_CONN 35 36</p> <p>TRUE MIPI_DATA_CONN_N 35 36</p> <p>TRUE MIPI_DATA_CONN_P 35 36</p> <p>TRUE =I2C_ALS_SDA 35 36</p> <p>TRUE =I2C_ALS_SCL 35 36</p> <p>TRUE I2C_CAM_SCK 35 36</p> <p>TRUE I2C_CAM_SDA 35 36</p> <p>TRUE PP5V_S3RS0_ALSCAM_F 35 36</p> <p>TRUE GND</p>				<p><b>J4800 - ipd flex</b></p> <p>TRUE Z2_CS_L 36</p> <p>TRUE Z2_MOSI 36</p> <p>TRUE Z2_MISO 36</p> <p>TRUE Z2_SCLK 36</p> <p>TRUE Z2_HOST_INTN 36</p> <p>TRUE Z2_CLKIN 36</p> <p>TRUE Z2_KEY_ACT_L 36</p> <p>TRUE PSOC_F_CS_L 36</p> <p>TRUE PICKB_L 36</p> <p>TRUE PSOC_MOSI 36</p> <p>TRUE PSOC_MISO 36</p> <p>TRUE PSOC_SCLK 36</p> <p>TRUE =I2C_TP4D_SCL 36 37</p> <p>TRUE =I2C_TP4D_SDA 36 37</p> <p>TRUE SMC_L1D 36 37 38</p> <p>TRUE SMC_T101_COM_1 36 37 38</p> <p>TRUE =PP1V3_S4_TP4D 36 37 38</p> <p>TRUE =PP5V_S5_TP4D 36 37 38</p> <p>TRUE GND 2X</p>				<p><b>J4813 - keyboard</b></p> <p>TRUE PP1V1_S4 36 37</p> <p>TRUE PP1V42_G3H 36 37</p> <p>TRUE WS_CONTROL_KBD 36 37</p> <p>TRUE WS_KBD1 36 37</p> <p>TRUE WS_KBD10 36 37</p> <p>TRUE WS_KBD11 36 37</p> <p>TRUE WS_KBD12 36 37</p> <p>TRUE WS_KBD13 36 37</p> <p>TRUE WS_KBD14 36 37</p> <p>TRUE WS_KBD15_CAP 36 37</p> <p>TRUE WS_KBD16_NUM 36 37</p> <p>TRUE WS_KBD17 36 37</p> <p>TRUE WS_KBD18 36 37</p> <p>TRUE WS_KBD19 36 37</p> <p>TRUE WS_KBD2 36 37</p> <p>TRUE WS_KBD20 36 37</p> <p>TRUE WS_KBD21 36 37</p> <p>TRUE WS_KBD22 36 37</p> <p>TRUE WS_KBD23 36 37</p> <p>TRUE WS_KBD3 36 37</p> <p>TRUE WS_KBD4 36 37</p> <p>TRUE WS_KBD5 36 37</p> <p>TRUE WS_KBD6 36 37</p> <p>TRUE WS_KBD7 36 37</p> <p>TRUE WS_KBD8 36 37</p> <p>TRUE WS_KBD9 36 37</p> <p>TRUE WS_KBD_ONOFF_L 36 37</p> <p>TRUE WS_LEFT_OPTION_KBD 36 37</p> <p>TRUE WS_LEFT_SHIFT_KBD 36 37</p> <p>TRUE GND 2X</p>				<p><b>J4915 - kbd bklit</b></p> <p>TRUE KBDRLT_RETURN1 2X 37 38</p> <p>TRUE KBDRLT_RETURN2 2X 37 38</p> <p>TRUE PPVOUT_S0_KBDRLT 37 38</p> <p>TRUE GND 4X</p>				<p><b>J6701 - audio flex</b></p> <p>FUNC_TEST J6701 - audio flex</p> <p>TRUE AUD_HP_PORT_L 37 38</p> <p>TRUE AUD_HP_PORT_R 37 38</p> <p>TRUE AUD_SEDIF_OUT_JACK 37 38</p> <p>TRUE AUD_TIDDET_INV 37 38</p> <p>TRUE AUD_CONN_MIC_XM 37 38</p> <p>TRUE CH_HS_MIC 37 38</p> <p>TRUE PP1V3_S0 37 38 39</p> <p>TRUE AUD_CONN_STEREO_XM 4X 37 38</p> <p>TRUE US_HS_MIC 37 38</p> <p>TRUE GND 2X GND</p>				<p><b>J6601 - mic</b></p> <p>TRUE DMIC_CLK3 37 38</p> <p>TRUE PP1V3_S0 37 38 39</p> <p>TRUE DMIC_SDA2 37 38</p> <p>TRUE DMIC_SDA3 37 38</p> <p>TRUE GND 3X GND</p>				<p><b>J6602 - L speaker</b></p> <p>TRUE SPKRCNN_L_ID 37 38</p> <p>TRUE SPKRCNN_L_OUT_N 37 38</p> <p>TRUE SPKRCNN_L_OUT_P 37 38</p> <p>TRUE SPKRCNN_SL_OUT_N 37 38</p> <p>TRUE SPKRCNN_SL_OUT_P 37 38</p> <p>TRUE GND</p>				<p><b>J6603 - R speaker</b></p> <p>TRUE SPKRCNN_R_ID 37 38</p> <p>TRUE SPKRCNN_R_OUT_N 37 38</p> <p>TRUE SPKRCNN_R_OUT_P 37 38</p> <p>TRUE SPKRCNN_SR_OUT_N 37 38</p> <p>TRUE SPKRCNN_SR_OUT_P 37 38</p> <p>TRUE GND</p>				<p><b>J7000 - DC PWR</b></p> <p>TRUE ADAPTER_SENSE 38</p> <p>TRUE PP20V_DCIN_FUSE 2X 38</p> <p>TRUE GND 2X</p>				<p><b>J7050 - battery</b></p> <p>TRUE PPVBAT_G5H_CONN 8X 38</p> <p>TRUE SMBUS_SMC_5_G3_SCL 38 39</p> <p>TRUE SMBUS_SMC_5_G3_SDA 38 39</p> <p>TRUE SYS_DETECT_L 38</p> <p>TRUE GND 8X</p>				<p><b>J8300 - eDP</b></p> <p>TRUE DP_INT_AUX_N 37 38 39</p> <p>TRUE DP_INT_AUX_P 37 38 39</p> <p>TRUE DP_INT_ML_N&lt;0&gt; 37 38 39</p> <p>TRUE DP_INT_ML_N&lt;1&gt; 37 38 39</p> <p>TRUE DP_INT_ML_N&lt;2&gt; 37 38 39</p> <p>TRUE DP_INT_ML_N&lt;3&gt; 37 38 39</p> <p>TRUE DP_INT_ML_P&lt;0&gt; 37 38 39</p> <p>TRUE DP_INT_ML_P&lt;1&gt; 37 38 39</p> <p>TRUE DP_INT_ML_P&lt;2&gt; 37 38 39</p> <p>TRUE DP_INT_ML_P&lt;3&gt; 37 38 39</p> <p>TRUE LCD_FSS 37 38 39</p> <p>TRUE LCD_IPD_CONN 37 38 39</p> <p>TRUE LED_RETURN_1 37 38 39</p> <p>TRUE LED_RETURN_2 37 38 39</p> <p>TRUE LED_RETURN_3 37 38 39</p> <p>TRUE LED_RETURN_4 37 38 39</p> <p>TRUE LED_RETURN_5 37 38 39</p> <p>TRUE LED_RETURN_6 37 38 39</p> <p>TRUE PP5VR3V3_SW_LCD 3X 37 38</p> <p>TRUE PPVOUT_S0_LCDRLT 37 38</p> <p>TRUE GND 16X</p>				<p><b>Power Rails</b></p> <p>TRUE PM_SLP_S3 37 38 39</p> <p>TRUE PP1V1_S0_DDR 37 38 39</p> <p>TRUE PP1V3_S0 37 38 39</p> <p>TRUE PP1V3_S3 37 38 39</p> <p>TRUE PP1V3_S5 37 38 39</p> <p>TRUE PP1V3_S5_AVRRF_SMC 37 38 39</p> <p>TRUE PP1V42_G3H 37 38 39</p> <p>TRUE PP5V_S0 37 38 39</p> <p>TRUE PP5V_S3 37 38 39</p> <p>TRUE PP5V_S5 37 38 39</p> <p>TRUE PPBUS_G3H 37 38 39</p> <p>TRUE PPVCC_S0_CPU 37 38 39</p> <p>TRUE PPVTTDDR_S3 37 38 39</p> <p>TRUE PP1V3_S0SW_SSD 37 38 39</p> <p>TRUE PP1V5_S0 37 38 39</p> <p>TRUE PP1V5_S3 37 38 39</p>				<p><b>J9510 - rio flex</b></p> <p>TRUE SD_PWR_EN 37 38 39</p> <p>TRUE PP1V5R1V35_S0_RIO 37 38 39</p> <p>TRUE HDMI_D</p>

Power Sequence		
FUNC TEST		
TEST	SMC ONOFF L	18.40.41
TEST	PM DSN PWROD	12.40.48
TEST	ALL SYS PWROD	18.40.49
TEST	PM PCH SYS PWROK	12.18.19
TEST	PLT RESET L	12.18.20
TEST	LCD PWR EN	67.79
TEST	LCD BKLT EN	62.79

J7000 - DC PWR

TRUE	ADAPTER_SENSE	0A
TRUE	PE20V_DCIN_FUSE	2X 0A
TRUE	GND	2X

J7050 - battery


TRUE	PPVBAT_G3H_CONN	8X 0A 0A
TRUE	SMBUS_SMC 5_G3_SCL	40 42 0A
TRUE	SMBUS_SMC 5_G3_SDA	40 42 0A
TRUE	SYS_DETECT_L	
TRUE	GND	8X

[illegible]

```

Power Rails
PM_SLP_S3_L
TRUE PM_SLP_S3_L 01 23 45 67
TRUE PVPVT_S0_DDR 01
TRUE PP3V3_S0 01 02 03
TRUE PP3V3_S3 01 02 03
TRUE PP3V3_S5 01 02 03
TRUE PP3V3_S5_VA9REP_SMC 01 02 03
TRUE PP3V3_G3H 01 02 03
TRUE PP5V_S0 01
TRUE PP5V_S3 01
TRUE PP5V_S5 01
TRUE PPBUS_G3H 01
TRUE PDCIN_G3H 01
TRUE PVPVC_S0_CPU 01
TRUE PP3V3_S3 01
TRUE PP3V3_S0SW_SSD 01
TRUE PP1V5_S0 01
TRUE PP1V35_S3 01

```

SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2011	
TRAIN TITLE			
Functional Test Points			
 Apple Inc.		STARTED NUMBER	DATE
		051-0675	D
		REVISION	
		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		SEARCHED	dvt
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FOLLOWING INFORMATION APPLIES:		INDEXED	104
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE IT IS NOT TO BE REPRODUCED OR COPIED IT IS NOT TO BE LENT OR PUBLISHED IN WHOLE OR PART IN ALL RIGHTS RESERVED		POC OF	119
		83 OF	94



# NC NO\_TESTS

## PCH

## Thunderbolt

## PLACEABLE BEAD-PROBES FOR TBT

NO_TEST	MAKE_BASE
TP_USB3_SPARE_D2RN	NC_USB3_SPARE_D2RN
TP_USB3_SPARE_D2RP	NC_USB3_SPARE_D2RP
TP_USB3_SPARE_R2D_CN	NC_USB3_SPARE_R2D_CN
TP_USB3_SPARE_R2D_CP	NC_USB3_SPARE_R2D_CP
USB3_EXTC_D2R_N	NC_USB3_EXTC_D2RN
USB3_EXTC_D2R_P	NC_USB3_EXTC_D2RP
USB3_EXTC_R2D_C_N	NC_USB3_EXTC_R2D_CN
USB3_EXTC_R2D_C_P	NC_USB3_EXTC_R2D_CP
USB3_EXTD_D2R_N	NC_USB3_EXTD_D2RN
USB3_EXTD_D2R_P	NC_USB3_EXTD_D2RP
USB3_EXTD_R2D_C_N	NC_USB3_EXTD_R2D_CN
USB3_EXTD_R2D_C_P	NC_USB3_EXTD_R2D_CP

NO_TEST	MAKE_BASE
TP_TBT_XTAL25OUT	NC_TBT_XTAL25OUT
TP_DP_TBTSRC_ML_CP<3..0>	NC_DP_TBTSRC_ML_CP<3..0>
TP_DP_TBTSRC_ML_CN<3..0>	NC_DP_TBTSRC_ML_CN<3..0>
TP_DP_TBTSRC_AUXCH_CP	NC_DP_TBTSRC_AUXCH_CN
TP_DP_TBTSRC_AUXCH_CN	NC_DP_TBTSRC_AUXCH_CN

TP_DP_TBTSRC_ML_CP<3..0>	NC_DP_TBTSRC_ML_CP<3..0>	TP_DP_TBTSRC_ML_CN<3..0>	NC_DP_TBTSRC_ML_CN<3..0>
TP_DP_TBTSRC_AUXCH_CP	NC_DP_TBTSRC_AUXCH_CN	TP_DP_TBTSRC_AUXCH_CN	NC_DP_TBTSRC_AUXCH_CN

PCIE_ENET_D2RN	NC_PCIE_ENET_D2RN
PCIE_ENET_D2RP	NC_PCIE_ENET_D2RP
PCIE_ENET_R2D_CN	NC_PCIE_ENET_R2D_CN
PCIE_ENET_R2D_CP	NC_PCIE_ENET_R2D_CP

TP_DP_IG_D_AUXCHN	NC_DP_IG_D_AUXCHN
TP_DP_IG_D_AUXCHP	NC_DP_IG_D_AUXCHP

SATA_A_D2R_N	NC_SATA_A_D2RN
SATA_A_D2R_P	NC_SATA_A_D2RP
SATA_A_R2D_C_N	NC_SATA_A_R2D_CN
SATA_A_R2D_C_P	NC_SATA_A_R2D_CP
SATA_B_D2R_N	NC_SATA_B_D2RN
SATA_B_D2R_P	NC_SATA_B_D2RP
SATA_B_R2D_C_N	NC_SATA_B_R2D_CN
SATA_B_R2D_C_P	NC_SATA_B_R2D_CP
TP_SATA_ODD_D2RN	NC_SATA_ODD_D2RN
TP_SATA_ODD_D2RP	NC_SATA_ODD_D2RP
TP_SATA_ODD_R2D_CN	NC_SATA_ODD_R2D_CN
TP_SATA_ODD_R2D_CP	NC_SATA_ODD_R2D_CP
TP_SATA_D_D2RN	NC_SATA_D_D2RN
TP_SATA_D_D2RP	NC_SATA_D_D2RP
TP_SATA_D_R2D_CN	NC_SATA_D_R2D_CN
TP_SATA_D_R2D_CP	NC_SATA_D_R2D_CP
TP_SATA_F_D2RN	NC_SATA_F_D2RN
TP_SATA_F_D2RP	NC_SATA_F_D2RP
TP_SATA_F_R2D_CN	NC_SATA_F_R2D_CN
TP_SATA_F_R2D_CP	NC_SATA_F_R2D_CP

TP_PCIE_CLK100M_PESN	NC_PCIE_CLK100M_PESN
TP_PCIE_CLK100M_PESP	NC_PCIE_CLK100M_PESP
PCIE_CLK100M_ENETSD_N	NC_PCIE_CLK100M_ENETSDN
PCIE_CLK100M_ENETSD_P	NC_PCIE_CLK100M_ENETSDP
TP_PCIE_CLK100M_ENETN	NC_PCIE_CLK100M_ENETN
TP_PCIE_CLK100M_ENETP	NC_PCIE_CLK100M_ENETP
TP_PCIE_CLK100M_PEGBN	NC_PCIE_CLK100M_PEGBN
TP_PCIE_CLK100M_PEGBP	NC_PCIE_CLK100M_PEGBP
TP_PCIE_CLK100M_SBN	NC_PCIE_CLK100M_SBN
TP_PCIE_CLK100M_SWP	NC_PCIE_CLK100M_SWP
TP_PCH_GPIO64_CLKOUTFLEX0	NC_PCH_GPIO64_CLKOUTFLEX0
TP_PCH_GPIO65_CLKOUTFLEX1	NC_PCH_GPIO65_CLKOUTFLEX1
TP_PCH_GPIO66_CLKOUTFLEX2	NC_PCH_GPIO66_CLKOUTFLEX2
TP_PCH_GPIO67_CLKOUTFLEX3	NC_PCH_GPIO67_CLKOUTFLEX3

USB_EXTC_N	NC_USB_EXTCN
USB_EXTC_P	NC_USB_EXTCP
TP_USB_SDM	NC_USB_SDN
TP_USB_SDP	NC_USB_SDP
TP_USB_WLANN	NC_USB_WLANN
TP_USB_WLANP	NC_USB_WLANP
TP_USB_6N	NC_USB_6N
TP_USB_6P	NC_USB_6P
TP_USB_7N	NC_USB_7N
TP_USB_7P	NC_USB_7P
USB_EXTD_N	NC_USB_EXTDN
USB_EXTD_P	NC_USB_EXTDP
TP_USB_PSOEN	NC_USB_PSOEN
TP_USB_PSOCP	NC_USB_PSOCP
USB_IR_N	NC_USB_IRN
USB_IR_P	NC_USB_IRP

TP_USB_4N	NC_USB_4N
TP_USB_4P	NC_USB_4P


ITPXDP_CLK100M_N	NC_ITPXDP_CLK100MN
ITPXDP_CLK100M_P	NC_ITPXDP_CLK100MP
TP_PCI_PME_L	NC_PCI_PME_L
TP_PCI_CLK33M_OUT2	NC_PCI_CLK33M_OUT2
TP_PCI_CLK33M_OUT3	NC_PCI_CLK33M_OUT3
TP_HDA_SDIN1	NC_HDA_SDIN1
TP_HDA_SDIN2	NC_HDA_SDIN2
TP_HDA_SDIN3	NC_HDA_SDIN3
TP_LPC_DREQ0_L	NC_LPC_DREQ0_L
TP_CLINK_CLK	NC_CLINK_CLK
TP_CLINK_DATA	NC_CLINK_DATA
TP_CLINK_RESET_L	NC_CLINK_RESET_L

PCIE_TBT_R2D_P<3..0>	NC_PCIE_TBT_R2D_P<3..0>
PCIE_TBT_R2D_N<3..0>	NC_PCIE_TBT_R2D_N<3..0>
PCIE_TBT_D2R_C_P<3..0>	NC_PCIE_TBT_D2R_C_P<3..0>
PCIE_TBT_D2R_C_N<3..0>	NC_PCIE_TBT_D2R_C_N<3..0>
DMI_S2N_P<3..1>	NC_DMI_S2N_P<3..1>
DMI_S2N_N<3..1>	NC_DMI_S2N_N<3..1>
DMI_N2S_P<3..1>	NC_DMI_N2S_P<3..1>
DMI_N2S_N<3..1>	NC_DMI_N2S_N<3..1>

EDP_IG_BKL_PWM	NC_EDP_IG_BKL_PWM
----------------	-------------------

USB_SMC_P	NC_USB_S MCP
USB_SMC_N	NC_USB_S MCN

SMC_INTERFACE_2	NC_SMC_INTERFACE_2
-----------------	--------------------

SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE			
NC & No Test			
 Apple Inc.		DEPARTMENT NUMBER 051-0675	
		REVISION 6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		SEARCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE PROPRIETOR AGREES TO THE FOLLOWING:		dvt	
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE 105 OF 119	
11. NOT TO REPRODUCE OR COPY IT		SHEET	
12. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		84 OF 94	
13. ALL RIGHTS RESERVED			



8

7

6

5

4

3

2

1

J15 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS			BOARD AREAS			BOARD UNITS (MIL or MM)	ALLESTRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM			NO_TYPE, BGA, P65BGA			MM	16.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	-45_OHM_SE	-45_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	-DEFAULT	-DEFAULT	10 MM	-DEFAULT	-DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.095 MM	0.095 MM			
50_OHM_SE	*	Y	0.066 MM	0.066 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.116 MM	0.116 MM			
45_OHM_SE	*	Y	0.083 MM	0.083 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE_ADJ	TOP, BOTTOM	Y	0.116 MM	0.116 MM			
45_OHM_SE_ADJ	*	Y	0.085 MM	0.085 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.145 MM	0.095 MM			
40_OHM_SE	*	Y	0.102 MM	0.090 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
37_OHM_SE	*	Y	0.118 MM	0.090 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.265 MM	0.095 MM			
27P4_OHM_SE	*	Y	0.186 MM	0.1 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
72_OHM_DIFF	ISL3, ISL4, ISL5, ISL10, ISL11	Y	0.105 MM	0.105 MM		0.120 MM	0.120 MM
72_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.105 MM		0.120 MM	0.120 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.146 MM	0.146 MM		0.120 MM	0.120 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
80_OHM_DIFF	ISL3, ISL4, ISL5, ISL10, ISL11	Y	0.096 MM	0.096 MM		0.126 MM	0.126 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.096 MM	0.096 MM		0.126 MM	0.126 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.120 MM	0.120 MM		0.160 MM	0.160 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
85_OHM_DIFF	ISL3, ISL4, ISL5, ISL10, ISL11	Y	0.080 MM	0.080 MM		0.120 MM	0.120 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.080 MM	0.080 MM		0.120 MM	0.120 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.105 MM	0.105 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
90_OHM_DIFF	ISL3, ISL4, ISL5, ISL10, ISL11	Y	0.078 MM	0.078 MM		0.200 MM	0.200 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.078 MM	0.078 MM		0.200 MM	0.200 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.101 MM	0.101 MM		0.180 MM	0.180 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	-STANDARD	-STANDARD	-STANDARD	0.1 MM	0.1 MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	P072_SPACE
*	*	P65BGA	P075_SPACE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	-DEFAULT	?
BGA_P1MM	*	0.1 MM	?
BGA_P2MM	*	0.2 MM	?
P072_SPACE	*	0.071 MM	?
P075_SPACE	*	0.075 MM	?

Stackup-Defined Spacing Rules

Note: Outer dielectric is 0.058 mm nominal,  
Inner dielectric is 0.053 mm nominal.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.1 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1X_DIELECTRIC	TOP, BOTTOM	0.058 MM	?
1X_DIELECTRIC	ISL3, ISL4, ISL5, ISL10, ISL11	0.053 MM	?
1X_DIELECTRIC	ISL2, ISL6, ISL7, ISL8, ISL9, ISL11	0.101 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
P65_BGA	*	Y	0.071MM	0.071MM		0.075MM	0.126MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	P65BGA	P65_BGA

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

PCB Rule Definitions

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

051-0675

6.0.0

dvt

110 OF 119

85 OF 94

SYNC MASTER=CLEAN J15

SYNC DATE=04/26/2019

PCB Rule Definitions

Apple Inc.

051-0675

6.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

11. NOT TO REPRODUCE OR COPY IT

12. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

13. ALL RIGHTS RESERVED

110 OF 119

85 OF 94



PHYSICAL_HOLE_SET	LAYER	AL ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFRAIR PRIMARY GAP	DIFFRAIR NECK GAP
CPU_500	*	=+50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_455	*	=+45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CPU_2740	*	=+274_OHM_SE	=274_OHM_SE	=274_OHM_SE	=274_OHM_SE	7 MIL	7 MIL
CPU_850	*	=+85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_MILSET	LAYER	LINE-TO-LINE SPACING	HEIGHT
CPU_AUFL	*	=STANDARD	?
CPU_EMLL	*	8 MIL	?
CPU_CONS	*	20 MIL	?
CPU_ITP	*	=2:1_SPACINGS	?
CPU_VCCSENGE	*	25 MIL	?

Most CPU signals with impedance requirements are 50-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: IVB PLATFORM DG , Tables 205-207

## Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DMI_28AME	*	-3X_DIELECTRIC	?	DMI_28AME	TOP,BOTTOM	-4X_DIELECTRIC	?
DMI_TXRX	*	-6X_DIELECTRIC	?	DMI_TXRX	TOP,BOTTOM	-10X_DIELECTRIC	?
DMICLK2N2S	*	-6X_DIELECTRIC	?	DMICLK2N2S	TOP,BOTTOM	-10X_DIELECTRIC	?
DMICLK2SN	*	-3X_DIELECTRIC	?	DMICLK2SN	TOP,BOTTOM	-6X_DIELECTRIC	?
DMICLK2OTHER	*	-4X_DIELECTRIC	?	DMICLK2OTHER	TOP,BOTTOM	-4X_DIELECTRIC	?

RET_SPACING_TYPE1	RET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DMI *	-SAME	*	DMI_2SAME
DMI_N2S	DMI_S2N	*	DMI_TXRX
DMI_S2N	DMI_N2S	*	DMI_TXRX
CLK_DMI	DMI_N2S	*	DMICLK2N2S
CLK_DMI	DMI_S2N	*	DMICLK2S2N
CLK_DMI	*	*	DMICLK2OTHER

PEG - SSD & TBT	
-----------------	--

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PEC_B0D	*	=0_CSM_DIFF	=80_CSM_DIFF	=80_CSM_DIFF	=80_CSM_DIFF	=80_CSM_DIFF	=80_CSM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PED_25MM	*	=1X_DIELECTRIC	?	PED_25MM	TOP,BOTTOM	=4X_DIELECTRIC	?
PED_75RX	*	=6X_DIELECTRIC	?	PED_75RX	TOP,BOTTOM	=10X_DIELECTRIC	?
PED_90OTHER	*	=4X_DIELECTRIC	?	PED_90OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
PED_12CM	*	=7X_DIELECTRIC	?	PED_12CM	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PEG_*	~SAME	*	PEG_2SAME
PEG_R2D	PEG_D2R	*	PEG_TXRX
PEG_*	*	*	PEG_2OTHER
PEG_*	CLK_*	*	PEG_2CLK

## DIGITAL VIDEO SIGNAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_850	*	=85_0HM_DIFF	=85_0HM_DIFF	=85_0HM_DIFF	=85_0HM_DIFF	=85_0HM_DIFF	=85_0HM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_35MM	*	+3x_DIELECTRIC	7	DP_35MM	TOP_BOTTOM	+4x_DIELECTRIC	7
DP_20THRU	*	+4x_DIELECTRIC	7	DP_20THRU	TOP_BOTTOM	+6x_DIELECTRIC	7
HEMICULA_2CLA	*	+7x_DIELECTRIC	7	HEMICULA_2CLA	TOP_BOTTOM	+10x_DIELECTRIC	7
HEMICULA_2D9	*	+4x_DIELECTRIC	7	HEMICULA_2D9	TOP_BOTTOM	+6x_DIELECTRIC	7
HEMICULA_2OTHER	*	+7x_DIELECTRIC	7	HEMICULA_2OTHER	TOP_BOTTOM	+10x_DIELECTRIC	7

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DISPLAYPORT	-SAME	*	DP_2SAME
DISPLAYPORT	*	*	DP_2OTHER
HDMI_CLK	CLK_*	*	HDMICLK_2CLK
HDMI_CLK	DISPLAYPORT	*	HDMICLK_2DP
HDMI_CLK	*	*	HDMICLK_2OTHER

DisplayPort/TMDs intra-pair matching should be 0.127mm. Inter-pair matching should be within 2.54cm. Max Length 241.3mm

DisplayPort AUX CW intra-pair matching should be 0.127mm. Max length 220.2mm.

SOURCE: Calpella SFF DG Rev 1.5 (407264) and Family GPU DG-04202-001-v04.

MAX LENGTH OF DISPLAYPORT/TMD5 TRACES: 12 INCHES.

MAX LENGTH OF DISPLAYPORT/PRIN. TRACES: 1.1 INCHES.

## CPU Net Properties

[illegible]

## DP AUX NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
888	DP_INT_IG_ML	DP_85D	DI5PLAYPORT	DP INT ML C P<3..0>
888	DP_INT_IG_ML	DP_85D	DI5PLAYPORT	DP INT ML C N<3..0>
888	DP_INT_IG_ML	DP_85D	DI5PLAYPORT	DP INT ML P<3..0>
888	DP_85D	DI5PLAYPORT		DP INT ML N<3..0>
888	DP_85D	DI5PLAYPORT		DP INT ML F P<3..0>
888	DP_85D	DI5PLAYPORT		DP INT ML F N<3..0>
888	DP_85D	DI5PLAYPORT		DP INT ML P<3..0>
888	DP_85D	DI5PLAYPORT		DP INT ML N<3..0>
888	DP_INT_IG_AUX	DP_85D	DI5PLAYPORT	DP INT AUXCH C P
888	DP_INT_IG_AUX	DP_85D	DI5PLAYPORT	DP INT AUXCH C N
888	DP_INT_AUXCH	DP_85D	DI5PLAYPORT	DP INT AUX P
888	DP_INT_AUXCH	DP_85D	DI5PLAYPORT	DP INT AUX N
888	DP_INT_IG_AUX	DP_85D	DI5PLAYPORT	DPA IG AUX CH P
888	DP_INT_IG_AUX	DP_85D	DI5PLAYPORT	DPA IG AUX CH N
888	DP_INT_IG_AUX	DP_85D	DI5PLAYPORT	DPB IG AUX CH P
888	DP_INT_IG_AUX	DP_85D	DI5PLAYPORT	DPB IG AUX CH N

## DP / HDMI NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
899	HDMI_DATA	DP_85D	DISPLACEVENT	HDMI_DATA_P<2..0>
900	HDMI_DATA	DP_85D	DISPLACEVENT	HDMI_DATA_N<2..0>
899	HDMI_CLK	DP_85D	HDMI_CLK	HDMI_CLK_P
900	HDMI_CLK	DP_85D	HDMI_CLK	HDMI_CLK_N
899	DP_TBT_M0	DP_85D	DISPLACEVENT	DP_TBTSNKO_ML_C_P<3..0>
900	DP_TBT_M0	DP_85D	DISPLACEVENT	DP_TBTSNKO_ML_C_N<3..0>
899	DP_TBT_M1	DP_85D	DISPLACEVENT	DP_TBTSNKO_ML_P<3..0>
900	DP_TBT_M1	DP_85D	DISPLACEVENT	DP_TBTSNKO_ML_N<3..0>
899	DP_TBT_M2	DP_85D	DISPLACEVENT	DP_TBTSNKO_ML_C_P<3..0>
900	DP_TBT_M2	DP_85D	DISPLACEVENT	DP_TBTSNKO_ML_C_N<3..0>
899	DP_TBT_M3	DP_85D	DISPLACEVENT	DP_TBTSNKO_ML_P<3..0>
900	DP_TBT_M3	DP_85D	DISPLACEVENT	DP_TBTSNKO_ML_N<3..0>
899	TBTSNKO_AUXCH	DP_85D		DP_TBTSNKO_AUXCH_P
900	TBTSNKO_AUXCH	DP_85D		DP_TBTSNKO_AUXCH_N
899		DP_85D		DP_TBTSNKO_AUXCH_C_P
900		DP_85D		DP_TBTSNKO_AUXCH_C_N
899	TBTSNK1_AUXCH	DP_85D		DP_TBTSNK1_AUXCH_P
900	TBTSNK1_AUXCH	DP_85D		DP_TBTSNK1_AUXCH_N
899	TBTSNK1_AUXCH1	DP_85D		DP_TBTSNK1_AUXCH_C_P
900	TBTSNK1_AUXCH1	DP_85D		DP_TBTSNK1_AUXCH_C_N



## D

CBA

## System Clock Signal Constraints

NOTE: 25MHz system clocks very sensitive to noise.  
NOTE: Latest Intel DG calls out 50ohms SE for sys clocks

## Clock Net Properties

ELECTRICAL_CONSTRAINT_SET		REF_TYPE		
		PHYSICAL	SPACING	
SYSCLK	SYSCLK_CLK32K_RTC	CLK_32M_455	CLK_32M	SYSCLK_CLK32K_RTC
SYSCLK	SYSCLK_CLK25M_SB	CLK_25M_455	CLK_25M	SYSCLK_CLK25M_SB
SYSCLK	SYSCLK_CLK25M_SB_R	CLK_25M_455	CLK_25M	SYSCLK_CLK25M_SB_R
SYSCLK	SYSCLK_CLK25M_CAMERA	CLK_25M_455	CLK_25M	SYSCLK_CLK25M_CAMERA
SYSCLK	SYSCLK_CLK25M_TBT	CLK_25M_455	CLK_25M	SYSCLK_CLK25M_TBT
SYSCLK	SYSCLK_CLK25M_TBT_R	CLK_25M_455	CLK_25M	SYSCLK_CLK25M_TBT_R

980	SYSCCLK CLK32K_RTC	CLK_SLOW_455	CLK_SLOW	SYSCCLK CLK32K_RTC	11.39
980	SYSCCLK CLK25M_SB	CLK_25M_455	CLK_25M	SYSCCLK CLK25M_SB	11.39
980	SYSCCLK CLK25M_SB_R	CLK_25M_455	CLK_25M	SYSCCLK CLK25M_SB_R	11.39
980	SYSCCLK CLK25M_CAMERA	CLK_25M_455	CLK_25M	SYSCCLK CLK25M_CAMERA	19.28
980	SYSCCLK CLK25M_TBT	CLK_25M_455	CLK_25M	SYSCCLK CLK25M_TBT	19.28
980	SYSCCLK CLK25M_TBT_R	CLK_25M_455	CLK_25M	SYSCCLK CLK25M_TBT_R	19.28

980	SYSCCLK CLK32K_RTC	CLK_SLOW_455	CLK_SLOW	SYSCCLK CLK32K_RTC	11.39
980	SYSCCLK CLK25M_SB	CLK_25M_455	CLK_25M	SYSCCLK CLK25M_SB	11.39
980	SYSCCLK CLK25M_SB_R	CLK_25M_455	CLK_25M	SYSCCLK CLK25M_SB_R	11.39
980	SYSCCLK CLK25M_CAMERA	CLK_25M_455	CLK_25M	SYSCCLK CLK25M_CAMERA	19.28
980	SYSCCLK CLK25M_TBT	CLK_25M_455	CLK_25M	SYSCCLK CLK25M_TBT	19.28
980	SYSCCLK CLK25M_TBT_R	CLK_25M_455	CLK_25M	SYSCCLK CLK25M_TBT_R	19.28


980	SYSCCLK CLK32K_RTC	CLK_SLOW_455	CLK_SLOW	SYSCCLK CLK32K_RTC	11.39
980	SYSCCLK CLK25M_SB	CLK_25M_455	CLK_25M	SYSCCLK CLK25M_SB	11.39
980	SYSCCLK CLK25M_SB_R	CLK_25M_455	CLK_25M	SYSCCLK CLK25M_SB_R	11.39
980	SYSCCLK CLK25M_CAMERA	CLK_25M_455	CLK_25M	SYSCCLK CLK25M_CAMERA	19.28
980	SYSCCLK CLK25M_TBT	CLK_25M_455	CLK_25M	SYSCCLK CLK25M_TBT	19.28
980	SYSCCLK CLK25M_TBT_R	CLK_25M_455	CLK_25M	SYSCCLK CLK25M_TBT_R	19.28

980	SYSCCLK CLK32K_RTC	CLK_SLOW_455	CLK_SLOW	SYSCCLK CLK32K_RTC	11.39
980	SYSCCLK CLK25M_SB	CLK_25M_455	CLK_25M	SYSCCLK CLK25M_SB	11.39
980	SYSCCLK CLK25M_SB_R	CLK_25M_455	CLK_25M	SYSCCLK CLK25M_SB_R	11.39
980	SYSCCLK CLK25M_CAMERA	CLK_25M_455	CLK_25M	SYSCCLK CLK25M_CAMERA	19.28
980	SYSCCLK CLK25M_TBT	CLK_25M_455	CLK_25M	SYSCCLK CLK25M_TBT	19.28
980	SYSCCLK CLK25M_TBT_R	CLK_25M_455	CLK_25M	SYSCCLK CLK25M_TBT_R	19.28

980	SYSCCLK CLK32K_RTC	CLK_SLOW_455	CLK_SLOW	SYSCCLK CLK32K_RTC	11.39
980	SYSCCLK CLK25M_SB	CLK_25M_455	CLK_25M	SYSCCLK CLK25M_SB	11.39
980	SYSCCLK CLK25M_SB_R	CLK_25M_455	CLK_25M	SYSCCLK CLK25M_SB_R	11.39
980	SYSCCLK CLK25M_CAMERA	CLK_25M_455	CLK_25M	SYSCCLK CLK25M_CAMERA	19.28
980	SYSCCLK CLK25M_TBT	CLK_25M_455	CLK_25M	SYSCCLK CLK25M_TBT	19.28
980	SYSCCLK CLK25M_TBT_R	CLK_25M_455	CLK_25M	SYSCCLK CLK25M_TBT_R	19.28

980	SYSCCLK CLK32K_RTC	CLK_SLOW_455	CLK_SLOW	SYSCCLK CLK32K_RTC	11.39
980	SYSCCLK CLK25M_SB	CLK_25M_455	CLK_25M	SYSCCLK CLK25M_SB	11.39
980	SYSCCLK CLK25M_SB_R	CLK_25M_455	CLK_25M	SYSCCLK CLK25M_SB_R	11.39
980	SYSCCLK CLK25M_CAMERA	CLK_25M_455	CLK_25M	SYSCCLK CLK25M_CAMERA	19.28
980	SYSCCLK CLK25M_TBT	CLK_25M_455	CLK_25M	SYSCCLK CLK25M_TBT	19.28
980	SYSCCLK CLK25M_TBT_R	CLK_25M_455	CLK_25M	SYSCCLK CLK25M_TBT_R	19.28

980	SYSCCLK CLK32K_RTC	CLK_SLOW_455	CLK_SLOW	SYSCCLK CLK32K_RTC	11.39
980	SYSCCLK CLK25M_SB	CLK_25M_455	CLK_25M	SYSCCLK CLK25M_SB	11.39
980	SYSCCLK CLK25M_SB_R	CLK_25M_455	CLK_25M	SYSCCLK CLK25M_SB_R	11.39
980	SYSCCLK CLK25M_CAMERA	CLK_25M_455	CLK_25M	SYSCCLK CLK25M_CAMERA	19.28
980	SYSCCLK CLK25M_TBT	CLK_25M_455	CLK_25M	SYSCCLK CLK25M_TBT	19.28
980	SYSCCLK CLK25M_TBT_R	CLK_25M_455	CLK_25M	SYSCCLK CLK25M_TBT_R	19.28

SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
TRADE NAME			
PCH Constraints 1			
 Apple Inc.	ORDER NO 051-0675		D
	REGION 6.0.0		DIVISION
	ORDER IN dvt		DATE 112 OF 119
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. AND IS NOT TO BE DISCLOSED OR REPRODUCED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF APPLE INC. IN WHOLE OR IN PART. NO PART OF THIS DOCUMENT IS TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF APPLE INC.			
87 OF 94			







### Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_37S	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=STANDARD	=STANDARD
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

### Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	*	=2X_DIELECTRIC	?	MEM_DATA2SELF	TOP, BOTTOM	=5X_DIELECTRIC	?
MEM_DQS2OWNDATA	*	=2X_DIELECTRIC	?	MEM_DQS2OWNDATA	TOP, BOTTOM	=5X_DIELECTRIC	?
MEM_CMD2CMD	*	=2X_DIELECTRIC	?	MEM_CMD2CMD	TOP, BOTTOM	=5X_DIELECTRIC	?
MEM_CMD2CTRL	*	=2X_DIELECTRIC	?	MEM_CMD2CTRL	TOP, BOTTOM	=5X_DIELECTRIC	?
MEM_CTRL2CTRL	*	=2X_DIELECTRIC	?	MEM_CTRL2CTRL	TOP, BOTTOM	=5X_DIELECTRIC	?
MEM_CLK2CLK	*	=4X_DIELECTRIC	?	MEM_CLK2CLK	TOP, BOTTOM	=8X_DIELECTRIC	?
MEM_2OTHERMEM	*	=4X_DIELECTRIC	?	MEM_2OTHERMEM	TOP, BOTTOM	=8X_DIELECTRIC	?
MEM_2PWR	*	=2X_DIELECTRIC	?	MEM_2PWR	TOP, BOTTOM	=4X_DIELECTRIC	?
MEM_2GND	*	=2X_DIELECTRIC	?	MEM_2GND	TOP, BOTTOM	=4X_DIELECTRIC	?
MEM_2OTHER	*	=6X_DIELECTRIC	?	MEM_2OTHER	TOP, BOTTOM	=10X_DIELECTRIC	?

### Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	*	*	MEM_2OTHER	MEM_A_DQS_0	MEM_A_DATA_0	*	MEM_DQS2OWNDATA
MEM_*_DQS_*	*	*	MEM_2OTHER	MEM_A_DQS_1	MEM_A_DATA_1	*	MEM_DQS2OWNDATA
MEM_CMD	*	*	MEM_2OTHER	MEM_A_DQS_2	MEM_A_DATA_2	*	MEM_DQS2OWNDATA
MEM_CTRL	*	*	MEM_2OTHER	MEM_A_DQS_3	MEM_A_DATA_3	*	MEM_DQS2OWNDATA
MEM_CLK	*	*	MEM_2OTHER	MEM_A_DQS_4	MEM_A_DATA_4	*	MEM_DQS2OWNDATA
MEM_*_DATA_*	=SAME	*	MEM_DATA2SELF	MEM_A_DQS_5	MEM_A_DATA_5	*	MEM_DQS2OWNDATA
MEM_*_DATA_*	=SAME	*	MEM_DATA2SELF	MEM_A_DQS_6	MEM_A_DATA_6	*	MEM_DQS2OWNDATA
MEM_*_DATA_*	=SAME	*	MEM_DATA2SELF	MEM_A_DQS_7	MEM_A_DATA_7	*	MEM_DQS2OWNDATA
MEM_*_DATA_*	=SAME	*	MEM_DATA2SELF	MEM_B_DQS_0	MEM_B_DATA_0	*	MEM_DQS2OWNDATA
MEM_*_DATA_*	=SAME	*	MEM_DATA2SELF	MEM_B_DQS_1	MEM_B_DATA_1	*	MEM_DQS2OWNDATA
MEM_*_DATA_*	=SAME	*	MEM_DATA2SELF	MEM_B_DQS_2	MEM_B_DATA_2	*	MEM_DQS2OWNDATA
MEM_*_DATA_*	=SAME	*	MEM_DATA2SELF	MEM_B_DQS_3	MEM_B_DATA_3	*	MEM_DQS2OWNDATA
MEM_*_DATA_*	=SAME	*	MEM_DATA2SELF	MEM_B_DQS_4	MEM_B_DATA_4	*	MEM_DQS2OWNDATA
MEM_*_DATA_*	=SAME	*	MEM_DATA2SELF	MEM_B_DQS_5	MEM_B_DATA_5	*	MEM_DQS2OWNDATA
MEM_*_DATA_*	=SAME	*	MEM_DATA2SELF	MEM_B_DQS_6	MEM_B_DATA_6	*	MEM_DQS2OWNDATA
MEM_*_DATA_*	=SAME	*	MEM_DATA2SELF	MEM_B_DQS_7	MEM_B_DATA_7	*	MEM_DQS2OWNDATA

#### DDR3 (Memory Down):

DQ signals should be matched within 0.508mm of associated DQS pair  
DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.  
DQS to clock matching should be within [CLK-139.73mm] and [CLK+30.48mm].  
CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.508mm.  
CONTROL signals should be matched within [CLK-2.54mm] to [CLK+0mm] of CLK pairs.  
A/BA/CMD signals should be matched within [CLK-2.54mm] to [CLK+2.54mm] of CLK pairs.  
DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.  
Maximum length of any signal from die pad to first DRAM device is 139.7mm max, to last DRAM device is 194.31mm max.

SOURCE: Double checked with Doc#486985 Chief River SFF Platform DG: Memory Down  
SOURCE: Need to re-confirm CRW DG for memory down (Intel not yet provided)

### Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

### Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

### Memory Net Properties

NET TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
MEM_A_CLK0	MEM_72D	MEM_CLK	MEM_A_CLK_P<0>
MEM_A_CLK0	MEM_72D	MEM_CLK	MEM_A_CLK_N<0>
MEM_A_CLK1	MEM_72D	MEM_CLK	MEM_A_CLK_P<1>
MEM_A_CLK1	MEM_72D	MEM_CLK	MEM_A_CLK_N<1>
MEM_A_CKT0	MEM_A0S	MEM_CTRL	MEM_A_CKR<0>
MEM_A_CKT0	MEM_A0S	MEM_CTRL	MEM_A_CKR<1>
MEM_A_CKT0	MEM_A0S	MEM_CTRL	MEM_A_CS_I<0>
MEM_A_CKT0	MEM_A0S	MEM_CTRL	MEM_A_CS_I<1>
MEM_A_CKT0	MEM_A0S	MEM_CTRL	MEM_A_ODT<0>
MEM_A_CKT0	MEM_A0S	MEM_CTRL	MEM_A_ODT<1>
MEM_A_CMD	MEM_A0S	MEM_CMD	MEM_A_A<15...0>
MEM_A_CMD	MEM_A0S	MEM_CMD	MEM_A_BA<2...0>
MEM_A_CMD	MEM_A0S	MEM_CMD	MEM_A_RAS_L
MEM_A_CMD	MEM_A0S	MEM_CMD	MEM_A_CAS_L
MEM_A_CMD	MEM_A0S	MEM_CMD	MEM_A_WR_L
MEM_A_DATA_0	MEM_A5S	MEM_A_DATA_0	MEM_A_DQ<7...0>
MEM_A_DATA_1	MEM_A5S	MEM_A_DATA_1	MEM_A_DQ<15...8>
MEM_A_DATA_2	MEM_A5S	MEM_A_DATA_2	MEM_A_DQ<23...16>
MEM_A_DATA_3	MEM_A5S	MEM_A_DATA_3	MEM_A_DQ<31...24>
MEM_A_DATA_4	MEM_A5S	MEM_A_DATA_4	MEM_A_DQ<39...32>
MEM_A_DATA_5	MEM_A5S	MEM_A_DATA_5	MEM_A_DQ<47...40>
MEM_A_DATA_6	MEM_A5S	MEM_A_DATA_6	MEM_A_DQ<55...48>
MEM_A_DATA_7	MEM_A5S	MEM_A_DATA_7	MEM_A_DQ<63...56>
MEM_A_DQS0	MEM_A5D	MEM_A_DQS_0	MEM_A_DQS_P<0>
MEM_A_DQS0	MEM_A5D	MEM_A_DQS_0	MEM_A_DQS_N<0>
MEM_A_DQS1	MEM_A5D	MEM_A_DQS_1	MEM_A_DQS_P<1>
MEM_A_DQS1	MEM_A5D	MEM_A_DQS_1	MEM_A_DQS_N<1>
MEM_A_DQS2	MEM_A5D	MEM_A_DQS_2	MEM_A_DQS_P<2>
MEM_A_DQS2	MEM_A5D	MEM_A_DQS_2	MEM_A_DQS_N<2>
MEM_A_DQS3	MEM_A5D	MEM_A_DQS_3	MEM_A_DQS_P<3>
MEM_A_DQS3	MEM_A5D	MEM_A_DQS_3	MEM_A_DQS_N<3>
MEM_A_DQS4	MEM_A5D	MEM_A_DQS_4	MEM_A_DQS_P<4>
MEM_A_DQS4	MEM_A5D	MEM_A_DQS_4	MEM_A_DQS_N<4>
MEM_A_DQS5	MEM_A5D	MEM_A_DQS_5	MEM_A_DQS_P<5>
MEM_A_DQS5	MEM_A5D	MEM_A_DQS_5	MEM_A_DQS_N<5>
MEM_A_DQS6	MEM_A5D	MEM_A_DQS_6	MEM_A_DQS_P<6>
MEM_A_DQS6	MEM_A5D	MEM_A_DQS_6	MEM_A_DQS_N<6>
MEM_A_DQS7	MEM_A5D	MEM_A_DQS_7	MEM_A_DQS_P<7>
MEM_A_DQS7	MEM_A5D	MEM_A_DQS_7	MEM_A_DQS_N<7>
MEM_B_CLK0	MEM_72D	MEM_CLK	MEM_B_CLK_P<0>
MEM_B_CLK0	MEM_72D	MEM_CLK	MEM_B_CLK_N<0>
MEM_B_CLK1	MEM_72D	MEM_CLK	MEM_B_CLK_P<1>
MEM_B_CLK1	MEM_72D	MEM_CLK	MEM_B_CLK_N<1>
MEM_B_CKT0	MEM_A0S	MEM_CTRL	MEM_B_CKR<0>
MEM_B_CKT0	MEM_A0S	MEM_CTRL	MEM_B_CKR<1>
MEM_B_CKT0	MEM_A0S	MEM_CTRL	MEM_B_CS_I<0>
MEM_B_CKT0	MEM_A0S	MEM_CTRL	MEM_B_CS_I<1>
MEM_B_CKT0	MEM_A0S	MEM_CTRL	MEM_B_ODT<0>
MEM_B_CMD	MEM_A0S	MEM_CMD	MEM_B_A<15...0>
MEM_B_CMD	MEM_A0S	MEM_CMD	MEM_B_BA<2...0>
MEM_B_CMD	MEM_A0S	MEM_CMD	MEM_B_RAS_L
MEM_B_CMD	MEM_A0S	MEM_CMD	MEM_B_CAS_L
MEM_B_DATA_0	MEM_A5S	MEM_B_DATA_0	MEM_B_DQ<7...0>
MEM_B_DATA_1	MEM_A5S	MEM_B_DATA_1	MEM_B_DQ<15...8>
MEM_B_DATA_2	MEM_A5S	MEM_B_DATA_2	MEM_B_DQ<23...16>
MEM_B_DATA_3	MEM_A5S	MEM_B_DATA_3	MEM_B_DQ<31...24>
MEM_B_DATA_4	MEM_A5S	MEM_B_DATA_4	MEM_B_DQ<39...32>
MEM_B_DATA_5	MEM_A5S	MEM_B_DATA_5	MEM_B_DQ<47...40>
MEM_B_DATA_6	MEM_A5S	MEM_B_DATA_6	MEM_B_DQ<55...48>
MEM_B_DATA_7	MEM_A5S	MEM_B_DATA_7	MEM_B_DQ<63...56>
MEM_B_DQS0	MEM_A5D	MEM_B_DQS_0	MEM_B_DQS_P<0>
MEM_B_DQS0	MEM_A5D	MEM_B_DQS_0	MEM_B_DQS_N<0>
MEM_B_DQS1	MEM_A5D	MEM_B_DQS_1	MEM_B_DQS_P<1>
MEM_B_DQS1	MEM_A5D	MEM_B_DQS_1	MEM_B_DQS_N<1>
MEM_B_DQS2	MEM_A5D	MEM_B_DQS_2	MEM_B_DQS_P<2>
MEM_B_DQS2	MEM_A5D	MEM_B_DQS_2	MEM_B_DQS_N<2>
MEM_B_DQS3	MEM_A5D	MEM_B_DQS_3	MEM_B_DQS_P<3>
MEM_B_DQS3	MEM_A5D	MEM_B_DQS_3	MEM_B_DQS_N<3>
MEM_B_DQS4	MEM_A5D	MEM_B_DQS_4	MEM_B_DQS_P<4>
MEM_B_DQS4	MEM_A5D	MEM_B_DQS_4	MEM_B_DQS_N<4>
MEM_B_DQS5	MEM_A5D	MEM_B_DQS_5	MEM_B_DQS_P<5>
MEM_B_DQS5	MEM_A5D	MEM_B_DQS_5	MEM_B_DQS_N<5>
MEM_B_DQS6	MEM_A5D	MEM_B_DQS_6	MEM_B_DQS_P<6>
MEM_B_DQS6	MEM_A5D	MEM_B_DQS_6	MEM_B_DQS_N<6>
MEM_B_DQS7	MEM_A5D	MEM_B_DQS_7	MEM_B_DQS_P<7>
MEM_B_DQS7	MEM_A5D	MEM_B_DQS_7	MEM_B_DQS_N<7>
MEM_PWR	PEVREF_S3	MEM_VREFDCA	
MEM_PWR	PEVREF_S3	MEM_VREFPCA	
MEM_PWR	PP1V35_S3	MEM	

SYNC MASTER=CLEAN J45

SYNC DATE=04/26/2019

Apple Inc.

051-0675

6.0.0

dvt

NOTICE OF PROPRIETARY PROPERTY:

114 OF 119

89 OF 94



## DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

### Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_45S	*	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	+2X_DIELECTRIC	?

### Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_85D	*	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF

SOURCE: Bill Cornelius's Thunderbolt Routing Notes

#### TBT DP Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_85D	*	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP_28AME	*	+3X_DIELECTRIC	?	TBTDP_28AME	TOP,BOTTOM	+4X_DIELECTRIC	?
TBTDP_TXRX	*	+6X_DIELECTRIC	?	TBTDP_TXRX	TOP,BOTTOM	+10X_DIELECTRIC	?
TBTDP_20OTHER	*	+4X_DIELECTRIC	?	TBTDP_20OTHER	TOP,BOTTOM	+6X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	ASBA_TYPE	SPACING_RULE_SET
TBTDP_*	-SAME	*	TBTDP_28AME
TBTDP_R2D	TBTDP_D2R	*	TBTDP_TXRX
TBTDP_*	*	*	TBTDP_20OTHER

## Thunderbolt/DP Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE	
	PHYSICAL	SPACING	
TBT A R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D C P<1..0>
TBT A R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D C N<1..0>
TBT A R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D P<1..0>
TBT A R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D N<1..0>
DP A L6X ML	DP_85D	DISPLAYPORT	DP TBTPA ML C P<1>
DP A L6X ML	DP_85D	DISPLAYPORT	DP TBTPA ML C N<1>
DP A L6X ML	DP_85D	DISPLAYPORT	DP TBTPA ML P<1>
DP A L6X ML	DP_85D	DISPLAYPORT	DP TBTPA ML N<1>
DP A L6X ML	DP_85D	DISPLAYPORT	DP A L6X ML P<1>
DP A L6X ML	DP_85D	DISPLAYPORT	DP A L6X ML N<1>
DP TBTPA ML	DP_85D	DISPLAYPORT	DP TBTPA ML C P<3>
DP TBTPA ML	DP_85D	DISPLAYPORT	DP TBTPA ML C N<3>
DP TBTPA ML	DP_85D	DISPLAYPORT	DP TBTPA ML P<3>
DP TBTPA ML	DP_85D	DISPLAYPORT	DP TBTPA ML N<3>
TBT A D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R C P<0>
TBT A D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R C N<0>
TBT A D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R P<0>
TBT A D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R N<0>
TBT A D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R C P<1>
TBT A D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R C N<1>
TBT A D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R P<1>
TBT A D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R N<1>
TBT A D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R1 AUXDDC P
TBT A D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R1 AUXDDC N
TBT A AUXCH	DP_85D		DP TBTPA AUXCH C P
TBT A AUXCH	DP_85D		DP TBTPA AUXCH C N
TBT A AUXCH	DP_85D		DP TBTPA AUXCH P
TBT A AUXCH	DP_85D		DP TBTPA AUXCH N
TBT B R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D C P<1..0>
TBT B R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D C N<1..0>
TBT B R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D P<1..0>
TBT B R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D N<1..0>
DP B L6X ML	DP_85D	DISPLAYPORT	DP TBTPB ML C P<1>
DP B L6X ML	DP_85D	DISPLAYPORT	DP TBTPB ML C N<1>
DP B L6X ML	DP_85D	DISPLAYPORT	DP TBTPB ML P<1>
DP B L6X ML	DP_85D	DISPLAYPORT	DP B L6X ML N<1>
DP TBTPB ML	DP_85D	DISPLAYPORT	DP TBTPB ML C P<3>
DP TBTPB ML	DP_85D	DISPLAYPORT	DP TBTPB ML C N<3>
DP TBTPB ML	DP_85D	DISPLAYPORT	DP TBTPB ML P<3>
DP TBTPB ML	DP_85D	DISPLAYPORT	DP TBTPB ML N<3>
TBT B D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R C P<0>
TBT B D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R C N<0>
TBT B D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R P<0>
TBT B D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R N<0>
TBT B D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R C P<1>
TBT B D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R C N<1>
TBT B D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R P<1>
TBT B D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R N<1>
TBT B D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R1 AUXDDC P
TBT B D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R1 AUXDDC N
TBT B AUXCH	DP_85D		DP TBTPB AUXCH C P
TBT B AUXCH	DP_85D		DP TBTPB AUXCH C N
TBT B AUXCH	DP_85D		DP TBTPB AUXCH P
TBT B AUXCH	DP_85D		DP TBTPB AUXCH N

Only used on dual-port hosts.

## Thunderbolt IC Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE	
	PHYSICAL	SPACING	
DP_85D	DP_85D	DISPLAYPORT	DP TBTSRC ML C P<3..0>
DP_85D	DP_85D	DISPLAYPORT	DP TBTSRC ML C N<3..0>
DP_85D	DP_85D	DISPLAYPORT	DP TBTSRC AUXCH C P
DP_85D	DP_85D	DISPLAYPORT	DP TBTSRC AUXCH C N
TBT_SPI_CLK	TBT_SPI_45S	TBT_SPI	TBT_SPI_CLK
TBT_SPI_MOSI	TBT_SPI_45S	TBT_SPI	TBT_SPI_MOSI
TBT_SPI_MISO	TBT_SPI_45S	TBT_SPI	TBT_SPI_MISO
TBT_SPI_CS_L	TBT_SPI_45S	TBT_SPI	TBT_SPI_CS_L

Only used on hosts supporting Thunderbolt video-in

SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2019	
Thunderbolt Constraints			
Apple Inc.		051-0675	D
6.0.0		dvt	
NOTICE OF PROPRIETARY PROPERTY:		115 OF 119	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FORERUNNER AGREES TO THE FOLLOWING:		90 OF 94	
I1 NOT TO REPRODUCE OR COPY IT			
I2 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
I3 ALL RIGHTS RESERVED			



## MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MIPI_85D	*	=>85_OHM_DIFF	=>85_OHM_DIFF	=>85_OHM_DIFF	=>85_OHM_DIFF	=>85_OHM_DIFF	=>85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MIPI_20THER	*	=4X_DIELECTRIC	?	MIPI_20THER	TOP,BOTTOM	=6X_DIELECTRIC	?
MIPI_2CLK	*	=6X_DIELECTRIC	?	MIPI_2CLK	TOP,BOTTOM	=6X_DIELECTRIC	?
MIPICLK_20THER	*	=7X_DIELECTRIC	?	MIPICLK_20THER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_20THER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICLK_20THER

## Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=>85_OHM_DIFF	=>85_OHM_DIFF	=>85_OHM_DIFF	=>85_OHM_DIFF	=>85_OHM_DIFF	=>85_OHM_DIFF

## Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
S2_DATA2SELF	*	=2X_DIELECTRIC	?	S2_DATA2SELF	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_DQS2OWNDATA	*	=2X_DIELECTRIC	?	S2_DQS2OWNDATA	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CMD2CMD	*	=2X_DIELECTRIC	?	S2_CMD2CMD	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CMD2CTRL	*	=2X_DIELECTRIC	?	S2_CMD2CTRL	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CTRL2CTRL	*	=2X_DIELECTRIC	?	S2_CTRL2CTRL	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_20THERMEM	*	=4X_DIELECTRIC	?	S2_20THERMEM	TOP,BOTTOM	=6X_DIELECTRIC	?
S2MEM_2PWR	*	=2X_DIELECTRIC	?	S2MEM_2PWR	TOP,BOTTOM	=4X_DIELECTRIC	?
S2MEM_2GND	*	=2X_DIELECTRIC	?	S2MEM_2GND	TOP,BOTTOM	=4X_DIELECTRIC	?
S2MEM_2OTHER	*	=6X_DIELECTRIC	?	S2MEM_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

## Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_20THER	S2_MEM_DQS1	S2_MEM_DATA1	*	S2_DQS2OWNDATA
S2_MEM_DQS*	*	*	S2MEM_20THER	S2_MEM_DQS0	S2_MEM_DATA0	*	S2_DQS2OWNDATA
S2_MEM_CMD	*	*	S2MEM_20THER				
S2_MEM_CTRL	*	*	S2MEM_20THER				
S2_MEM_CLK	*	*	S2MEM_20THER				
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF				
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD				
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL				
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL				
S2_MEM_*	S2_MEM_*	*	S2_20THERMEM				

## Memory to Power Spacing


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

## Memory to GND Spacing


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

## Camera Net Properties











ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_P
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_N
S2_MEM_CTRL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CKE
S2_MEM_CTRL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CS_L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CDT
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CAS_L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_RAS_L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_WS_L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<0>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<1>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<2>
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DQS_P<0>
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DQS_N<0>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DQS_P<1>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DQS_N<1>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DM<0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DM<1>
S2_MEM_A	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_A<14...0>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DQ<7...0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DQ<15...8>
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_N
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_N
		S2_MEM_PWR	PD1V35_CAM
		S2_MEM_PWR	PD0V675_CAM_VREF
		S2_MEM_PWR	PD0V675_MEM_CAM_VREFCA
		S2_MEM_PWR	PD0V675_MEM_CAM_VREFCD

SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2019	
PAGE TITLE			
Camera Constraints			
 Apple Inc.		DESIGN NUMBER	051-0675
		REVISED BY	D
REVISION		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		dvf	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHING OF THIS INFORMATION IS FOR THE FURNISHER'S USE ONLY. IT IS TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		116 OF 119	
NOT TO REPRODUCE OR COPY IT		91 OF 94	
NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
BY ALL RIGHTS RESERVED			









SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
 SMBUS_SMC_2_G3_SCT	SMB_45R	SMB	SMBUS_SMC_2_G3_SCT 01 02
 SMBUS_SMC_2_G3_SDA	SMB_45R	SMB	SMBUS_SMC_2_G3_SDA 01 02
 SMBUS_SMC_1_G0_SCT	SMB_45R	SMB	SMBUS_SMC_1_G0_SCT 01 02
 SMBUS_SMC_1_G0_SDA	SMB_45R	SMB	SMBUS_SMC_1_G0_SDA 01 02
 SMBUS_SMC_0_G0_SCT	SMB_45R	SMB	SMBUS_SMC_0_G0_SCT 01 02
 SMBUS_SMC_0_G0_SDA	SMB_45R	SMB	SMBUS_SMC_0_G0_SDA 01 02
 SMBUS_SMC_5_G3_SCT	SMB_45R	SMB	SMBUS_SMC_5_G3_SCT 01 02 03
 SMBUS_SMC_5_G3_SDA	SMB_45R	SMB	SMBUS_SMC_5_G3_SDA 01 02 03
 SMBUS_SMC_3_SCT	SMB_45R	SMB	SMBUS_SMC_3_SCT 01 02
 SMBUS_SMC_3_SDA	SMB_45R	SMB	SMBUS_SMC_3_SDA 01 02

SMBus Charger Net Properties


ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
 CHGR_CST	1T01_DIEPPATE		CHGR_CST_P 04
 CHGR_CST	1T01_DIEPPATE		CHGR_CST_N 04
 CHGR_CSO	1T01_DIEPPATE		CHGR_CSO_P 04
 CHGR_CSO	1T01_DIEPPATE		CHGR_CSO_N 04

SYNC MASTER=CLEAN J45

SYNC DATE=04/26/2019

NAME TITLE

SMC Constraints

 Apple Inc.

DEVELOPMENT NUMBER

051-0675

REVISION

6.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHING OF THIS INFORMATION TO ANY OTHER PARTY WITHOUT THE WRITTEN PERMISSION OF APPLE INC. IS STRICTLY PROHIBITED.

SEARCH

dvt

PAGE

117 OF 119

SHEET

92 OF 94







GDDR5 Frame Buffer Signal Constraints																							
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM HOLE WIDTH	MAXIMUM HOLE LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR HOLE GAP															
GDDR5_45SR50SE		*	+50_OHM_SE	+50_OHM_SE	+50_OHM_SE	12.7 MM	+STANDARD	+STANDARD															
GDDR5_45SE		*	+45_OHM_SE_ADJ	+45_OHM_SE_ADJ	+45_OHM_SE_ADJ		+STANDARD	+STANDARD															
GDDR5_80D		*	+80_OHM_DIFF	+80_OHM_DIFF	+80_OHM_DIFF		+80_OHM_DIFF	+80_OHM_DIFF															
SPACING_RULE_SET		LAYER	LINE-TO-LINE SPACING	WEIGHT																			
GDDR5_CLK		*	+5x_DIELECTRIC	?	GDDR5_CLK		TOP,BOTTOM	+5x_DIELECTRIC	?														
GDDR5_CMD		*	+3x_DIELECTRIC	?	GDDR5_CMD		TOP,BOTTOM	+4x_DIELECTRIC	?														
GDDR5_DATA		*	+3x_DIELECTRIC	?	GDDR5_DATA		TOP,BOTTOM	+5x_DIELECTRIC	?														
GDDR5_EDC		*	+5x_DIELECTRIC	?	GDDR5_EDC		TOP,BOTTOM	+5x_DIELECTRIC	?														

GDDR5 FB A Net Properties															
ELECTRICAL_CONSTRAINT_SET		NET_TYPE													
		PHYSICAL	DIFFPAIR												
FB_A0_CLK	GDDR5_80D	GDDR5_CLK	FB_A0_CLK_P												
FB_A0_CMD	GDDR5_80D	GDDR5_CMD	FB_A0_CMD_P												
FB_A1_CLK	GDDR5_80D	GDDR5_CLK	FB_A1_CLK_P												
FB_A0_CMD	GDDR5_45SE	GDDR5_CMD	FB_A0_A<8..0>												
FB_A1_CMD	GDDR5_45SE	GDDR5_CMD	FB_A1_A<8..0>												
FB_A0_CMD	GDDR5_45SE	GDDR5_CMD	FB_A0_ABI_L												
FB_A1_CMD	GDDR5_45SE	GDDR5_CMD	FB_A1_ABI_L												
FB_A0_CMD	GDDR5_45SE	GDDR5_CMD	FB_A0_RAS_L												
FB_A1_CMD	GDDR5_45SE	GDDR5_CMD	FB_A1_RAS_L												
FB_A0_CMD	GDDR5_45SE	GDDR5_CMD	FB_A0_CAS_L												
FB_A1_CMD	GDDR5_45SE	GDDR5_CMD	FB_A1_CAS_L												
FB_A0_CMD	GDDR5_45SE	GDDR5_CMD	FB_A0_WE_L												
FB_A1_CMD	GDDR5_45SE	GDDR5_CMD	FB_A1_WE_L												
FB_A0_CMD_P	GDDR5_45SE	GDDR5_CMD	FB_A0_CKE_L												
FB_A1_CMD_P	GDDR5_45SE	GDDR5_CMD	FB_A1_CKE_L												
FB_A0_CMD	GDDR5_45SE	GDDR5_CMD	FB_A0_CS_L												
FB_A1_CMD	GDDR5_45SE	GDDR5_CMD	FB_A1_CS_L												
FB_A0_EDC0	GDDR5_45SE	GDDR5_EDC	FB_A0_EDC<0>												
FB_A0_EDC1	GDDR5_45SE	GDDR5_EDC	FB_A0_EDC<1>												
FB_A0_EDC2	GDDR5_45SE	GDDR5_EDC	FB_A0_EDC<2>												
FB_A0_EDC3	GDDR5_45SE	GDDR5_EDC	FB_A0_EDC<3>												
FB_A1_EDC0	GDDR5_45SE	GDDR5_EDC	FB_A1_EDC<0>												
FB_A1_EDC1	GDDR5_45SE	GDDR5_EDC	FB_A1_EDC<1>												
FB_A1_EDC2	GDDR5_45SE	GDDR5_EDC	FB_A1_EDC<2>												
FB_A1_EDC3	GDDR5_45SE	GDDR5_EDC	FB_A1_EDC<3>												
FB_A0_DBI_0	GDDR5_45SE	GDDR5_DATA	FB_A0_DBI_L<0>												
FB_A0_DBI_1	GDDR5_45SE	GDDR5_DATA	FB_A0_DBI_L<1>												
FB_A0_DBI_2	GDDR5_45SE	GDDR5_DATA	FB_A0_DBI_L<2>												
FB_A0_DBI_3	GDDR5_45SE	GDDR5_DATA	FB_A0_DBI_L<3>												
FB_A1_DBI_0	GDDR5_45SE	GDDR5_DATA	FB_A1_DBI_L<0>												
FB_A1_DBI_1	GDDR5_45SE	GDDR5_DATA	FB_A1_DBI_L<1>												
FB_A1_DBI_2	GDDR5_45SE	GDDR5_DATA	FB_A1_DBI_L<2>												
FB_A1_DBI_3	GDDR5_45SE	GDDR5_DATA	FB_A1_DBI_L<3>												
FB_A0_WCLK0	GDDR5_80D	GDDR5_CMD	FB_A0_WCLK_P<0>												
FB_A0_WCLK1	GDDR5_80D	GDDR5_CMD	FB_A0_WCLK_N<0>												
FB_A0_WCLK2	GDDR5_80D	GDDR5_CMD	FB_A0_WCLK_P<1>												
FB_A0_WCLK3	GDDR5_80D	GDDR5_CMD	FB_A0_WCLK_N<1>												
FB_A1_WCLK0	GDDR5_80D	GDDR5_CMD	FB_A1_WCLK_P<0>												
FB_A1_WCLK1	GDDR5_80D	GDDR5_CMD	FB_A1_WCLK_N<0>												
FB_A1_WCLK2	GDDR5_80D	GDDR5_CMD	FB_A1_WCLK_P<1>												
FB_A1_WCLK3	GDDR5_80D	GDDR5_CMD	FB_A1_WCLK_N<1>												
FB_A0_DQ_0	GDDR5_45SE	GDDR5_DATA	FB_A0_DQ<7..0>												
FB_A0_DQ_1	GDDR5_45SE	GDDR5_DATA	FB_A0_DQ<15..8>												
FB_A0_DQ_2	GDDR5_45SE	GDDR5_DATA	FB_A0_DQ<23..16>												
FB_A0_DQ_3	GDDR5_45SE	GDDR5_DATA	FB_A0_DQ<31..24>												
FB_A1_DQ_0	GDDR5_45SE	GDDR5_DATA	FB_A1_DQ<7..0>												
FB_A1_DQ_1	GDDR5_45SE	GDDR5_DATA	FB_A1_DQ<15..8>												
FB_A1_DQ_2	GDDR5_45SE	GDDR5_DATA	FB_A1_DQ<23..16>												
FB_A1_DQ_3	GDDR5_45SE	GDDR5_DATA	FB_A1_DQ<31..24>												
FB_A0_CMD_P	GDDR5_45SE	GDDR5_CMD	FB_A0_RESET_L												
FB_A1_CMD_P	GDDR5_45SE	GDDR5_CMD	FB_A1_RESET_L												

GDDR5 FB B Net Properties															
ELECTRICAL_CONSTRAINT_SET		NET_TYPE													
		PHYSICAL	DIFFPAIR												
FB_B0_CLK	GDDR5_80D	GDDR5_CLK	FB_B0_CLK_P												
FB_B0_CMD	GDDR5_80D	GDDR5_CMD	FB_B0_CMD_P												
FB_B1_CLK	GDDR5_80D	GDDR5_CLK	FB_B1_CLK_P												
FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB_B0_A<8..0>												
FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB_B1_A<8..0>												
FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB_B0_ABI_L												
FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB_B1_ABI_L												
FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB_B0_RAS_L												
FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB_B1_RAS_L												
FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB_B0_CAS_L												
FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB_B1_CAS_L												
FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB_B0_WE_L												
FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB_B1_WE_L												
FB_B0_CMD_P	GDDR5_45SE	GDDR5_CMD	FB_B0_CKE_L												
FB_B1_CMD_P	GDDR5_45SE	GDDR5_CMD	FB_B1_CKE_L												
FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB_B0_CS_L												
FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB_B1_CS_L												
FB_B0_EDC0	GDDR5_45SE	GDDR5_EDC	FB_B0_EDC<0>												
FB_B0_EDC1	GDDR5_45SE	GDDR5_EDC	FB_B0_EDC<1>												
FB_B0_EDC2	GDDR5_45SE	GDDR5_EDC	FB_B0_EDC<2>												
FB_B0_EDC3	GDDR5_45SE	GDDR5_EDC	FB_B0_EDC<3>												
FB_B1_EDC0	GDDR5_45SE	GDDR5_EDC	FB_B1_EDC<0>												
FB_B1_EDC1	GDDR5_45SE	GDDR5_EDC	FB_B1_EDC<1>												
FB_B1_EDC2	GDDR5_45SE	GDDR5_EDC	FB_B1_EDC<2>												
FB_B1_EDC3	GDDR5_45SE	GDDR5_EDC	FB_B1_EDC<3>												
FB_B0_DBI_0	GDDR5_45SE	GDDR5_DATA	FB_B0_DBI_L<0>												
FB_B0_DBI_1	GDDR5_45SE	GDDR5_DATA	FB_B0_DBI_L<1>												
FB_B0_DBI_2	GDDR5_45SE	GDDR5_DATA	FB_B0_DBI_L<2>												
FB_B0_DBI_3	GDDR5_45SE	GDDR5_DATA	FB_B0_DBI_L<3>												
FB_B1_DBI_0	GDDR5_45SE	GDDR5_DATA	FB_B1_DBI_L<0>												
FB_B1_DBI_1	GDDR5_45SE	GDDR5_DATA	FB_B1_DBI_L<1>												
FB_B1_DBI_2	GDDR5_45SE	GDDR5_DATA	FB_B1_DBI_L<2>												
FB_B1_DBI_3	GDDR5_45SE	GDDR5_DATA	FB_B1_DBI_L<3>												
FB_B0_WCLK0	GDDR5_80D	GDDR5_CMD	FB_B0_WCLK_P<0>												
FB_B0_WCLK1	GDDR5_80D	GDDR5_CMD	FB_B0_WCLK_N<0>												
FB_B0_WCLK2	GDDR5_80D	GDDR5_CMD	FB_B0_WCLK_P<1>												
FB_B0_WCLK3	GDDR5_80D	GDDR5_CMD	FB_B0_WCLK_N<1>												
FB_B1_WCLK0	GDDR5_80D	GDDR5_CMD	FB_B1_WCLK_P<0>												
FB_B1_WCLK1	GDDR5_80D	GDDR5_CMD	FB_B1_WCLK_N<0>												
FB_B1_WCLK2	GDDR5_80D	GDDR5_CMD	FB_B1_WCLK_P<1>												
FB_B1_WCLK3	GDDR5_80D	GDDR5_CMD	FB_B1_WCLK_N<1>												
FB_B0_DQ_0	GDDR5_45SE	GDDR5_DATA	FB_B0_DQ<7..0>												
FB_B0_DQ_1	GDDR5_45SE	GDDR5_DATA	FB_B0_DQ<15..8>												
FB_B0_DQ_2	GDDR5_45SE	GDDR5_DATA	FB_B0_DQ<23..16>												
FB_B0_DQ_3	GDDR5_45SE	GDDR5_DATA	FB_B0_DQ<31..24>												
FB_B1_DQ_0	GDDR5_45SE	GDDR5_DATA	FB_B1_DQ<7..0>												
FB_B1_DQ_1	GDDR5_45SE	GDDR5_DATA	FB_B1_DQ<15..8>												
FB_B1_DQ_2	GDDR5_45SE	GDDR5_DATA	FB_B1_DQ<23..16>												
FB_B1_DQ_3	GDDR5_45SE	GDDR5_DATA	FB_B1_DQ<31..24>												
FB_B0_CMD_P	GDDR5_45SE	GDDR5_CMD	FB_B0_RESET_L												
FB_B1_CMD_P	GDDR5_45SE	GDDR5_CMD	FB_B1_RESET_L												

MUX0FX & DP AUX MUX NET PROPERTIES																
ELECTRICAL_CONSTRAINT_SET		NET_TYPE														
		PHYSICAL	DIFFPAIR													
DP_80D	DISPLAYPORT	DP_INT_ML_C_P<3..0>														
DP_80D	DISPLAYPORT	DP_INT_ML_C_N<3..0>														
DP_80D	DISPLAYPORT	DP_INT_ML_F_P<3..0>														
DP_80D	DISPLAYPORT	DP_INT_ML_F_N<3..0>														
DP_INT_ML	DISPLAYPORT	DP_INT_ML_P<3..0>														
DP_80D	DISPLAYPORT	DP_INT_ML_N<3..0>														
DP_80D	DISPLAYPORT	DP_INT_AUXCH_C_P														
DP_80D	DISPLAYPORT	DP_INT_AUXCH_C_N														
DP_INT_AUXCH	DISPLAYPORT	DP_INT_AUX_P														
DP_80D	DISPLAYPORT	DP_INT_AUX_N														
DP_INT_IG_AUX	DISPLAYPORT	DP_INT_IG_AUX_P														
DP_80D	DISPLAYPORT	DP_INT_IG_AUX_N														
DP_INT_IG_ML	DISPLAYPORT	DP_INT_IG_ML_P<3..0>														
DP_80D	DISPLAYPORT	DP_INT_IG_ML_N<3..0>														
DP_INT_EG_AUX	DISPLAYPORT	DP_INT_EG_AUX_P														
DP_80D	DISPLAYPORT	DP_INT_EG_ML_P<3..0>														
DP_INT_EG_ML	DISPLAYPORT	DP_INT_EG_ML_N<3..0>														
DP_80D	DISPLAYPORT	DP_TBSNKO_EG_AUXCH_P														
DP_80D	DISPLAYPORT	DP_TBSNKO_EG_AUXCH_N														
DP_INT_EG_AUXCH	DISPLAYPORT	DP_TBSNKO_EG_AUXCH_P														
DP_80D	DISPLAYPORT	DP_TBSNKO_EG_AUXCH_N														
DP_INT_EG_AUXCH	DISPLAYPORT															