

J13 POWER SYSTEM ARCHITECTURE

The diagram illustrates the power system architecture, showing the flow of power from the AC adapter through various regulators and controllers to the system components. Key components include:

- AC Adapter:** J6900, providing DCIN (14.5V) to the system.
- DC-DC Converters:** U7000 (ISL6259HRTZ) for the main power supply, U7400 (MAX15120) for the CPU Vcore, and U7201 (TPS51980) for the P5V3.
- LDOs:** U7740 (TPS720105) for P1V05, U7720 (ISL8014A) for P1V8, and U7770 (TPS72015) for P1V5.
- Controllers:** U4900 (SMC) for system management, U1800 (COUGAR-POINT) for power management, and U1000 (CPU) for core power management.
- Sensors:** Q5310 (SMC_GFX_VSENSE), Q5300 (SMC_PBUS_VSENSE), and Q5300 (SMC_PBUS_VSENSE).
- Other Components:** Various resistors (R6905, R6906, R7020, R7050, R7510, R7550, R7640, R7740, R7831, R7978), capacitors (C6901, C6902, C6903, C6904, C6905, C6906, C6907, C6908, C6909, C6910, C6911, C6912, C6913, C6914, C6915, C6916, C6917, C6918, C6919, C6920, C6921, C6922, C6923, C6924, C6925, C6926, C6927, C6928, C6929, C6930, C6931, C6932, C6933, C6934, C6935, C6936, C6937, C6938, C6939, C6940, C6941, C6942, C6943, C6944, C6945, C6946, C6947, C6948, C6949, C6950, C6951, C6952, C6953, C6954, C6955, C6956, C6957, C6958, C6959, C6960, C6961, C6962, C6963, C6964, C6965, C6966, C6967, C6968, C6969, C6970, C6971, C6972, C6973, C6974, C6975, C6976, C6977, C6978, C6979, C6980, C6981, C6982, C6983, C6984, C6985, C6986, C6987, C6988, C6989, C6990, C6991, C6992, C6993, C6994, C6995, C6996, C6997, C6998, C6999, C7000, C7001, C7002, C7003, C7004, C7005, C7006, C7007, C7008, C7009, C7010, C7011, C7012, C7013, C7014, C7015, C7016, C7017, C7018, C7019, C7020, C7021, C7022, C7023, C7024, C7025, C7026, C7027, C7028, C7029, C7030, C7031, C7032, C7033, C7034, C7035, C7036, C7037, C7038, C7039, C7040, C7041, C7042, C7043, C7044, C7045, C7046, C7047, C7048, C7049, C7050, C7051, C7052, C7053, C7054, C7055, C7056, C7057, C7058, C7059, C7060, C7061, C7062, C7063, C7064, C7065, C7066, C7067, C7068, C7069, C7070, C7071, C7072, C7073, C7074, C7075, C7076, C7077, C7078, C7079, C7080, C7081, C7082, C7083, C7084, C7085, C7086, C7087, C7088, C7089, C7090, C7091, C7092, C7093, C7094, C7095, C7096, C7097, C7098, C7099, C7100, C7101, C7102, C7103, C7104, C7105, C7106, C7107, C7108, C7109, C7110, C7111, C7112, C7113, C7114, C7115, C7116, C7117, C7118, C7119, C7120, C7121, C7122, C7123, C7124, C7125, C7126, C7127, C7128, C7129, C7130, C7131, C7132, C7133, C7134, C7135, C7136, C7137, C7138, C7139, C7140, C7141, C7142, C7143, C7144, C7145, C7146, C7147, C7148, C7149, C7150, C7151, C7152, C7153, C7154, C7155, C7156, C7157, C7158, C7159, C7160, C7161, C7162, C7163, C7164, C7165, C7166, C7167, C7168, C7169, C7170, C7171, C7172, C7173, C7174, C7175, C7176, C7177, C7178, C7179, C7180, C7181, C7182, C7183, C7184, C7185, C7186, C7187, C7188, C7189, C7190, C7191, C7192, C7193, C7194, C7195, C7196, C7197, C7198, C7199, C7200, C7201, C7202, C7203, C7204, C7205, C7206, C7207, C7208, C7209, C7210, C7211, C7212, C7213, C7214, C7215, C7216, C7217, C7218, C7219, C7220, C7221, C7222, C7223, C7224, C7225, C7226, C7227, C7228, C7229, C7230, C7231, C7232, C7233, C7234, C7235, C7236, C7237, C7238, C7239, C7240, C7241, C7242, C7243, C7244, C7245, C7246, C7247, C7248, C7249, C7250, C7251, C7252, C7253, C7254, C7255, C7256, C7257, C7258, C7259, C7260, C7261, C7262, C7263, C7264, C7265, C7266, C7267, C7268, C7269, C7270, C7271, C7272, C7273, C7274, C7275, C7276, C7277, C7278, C7279, C7280, C7281, C7282, C7283, C7284, C7285, C7286, C7287, C7288, C7289, C7290, C7291, C7292, C7293, C7294, C7295, C7296, C7297, C7298, C7299, C7300, C7301, C7302, C7303, C7304, C7305, C7306, C7307, C7308, C7309, C7310, C7311, C7312, C7313, C7314, C7315, C7316, C7317, C7318, C7319, C7320, C7321, C7322, C7323, C7324, C7325, C7326, C7327, C7328, C7329, C7330, C7331, C7332, C7333, C7334, C7335, C7336, C7337, C7338, C7339, C7340, C7341, C7342, C7343, C7344, C7345, C7346, C7347, C7348, C7349, C7350, C7351, C7352, C7353, C7354, C7355, C7356, C7357, C7358, C7359, C7360, C7361, C7362, C7363, C7364, C7365, C7366, C7367, C7368, C7369, C7370, C7371, C7372, C7373, C7374, C7375, C7376, C7377, C7378, C7379, C7380, C7381, C7382, C7383, C7384, C7385, C7386, C7387, C7388, C7389, C7390, C7391, C7392, C7393, C7394, C7395, C7396, C7397, C7398, C7399, C7400, C7401, C7402, C7403, C7404, C7405, C7406, C7407, C7408, C7409, C7410, C7411, C7412, C7413, C7414, C7415, C7416, C7417, C7418, C7419, C7420, C7421, C7422, C7423, C7424, C7425, C7426, C7427, C7428, C7429, C7430, C7431, C7432, C7433, C7434, C7435, C7436, C7437, C7438, C7439, C7440, C7441, C7442, C7443, C7444, C7445, C7446, C7447, C7448, C7449, C7450, C7451, C7452, C7453, C7454, C7455, C7456, C7457, C7458, C7459, C7460, C7461, C7462, C7463, C7464, C7465, C7466, C7467, C7468, C7469, C7470, C7471, C7472, C7473, C7474, C7475, C7476, C7477, C7478, C7479, C7480, C7481, C7482, C7483, C7484, C7485, C7486, C7487, C7488, C7489, C7490, C7491, C7492, C7493, C7494, C7495, C7496, C7497, C7498, C7499,

[illegible]

J13 BOM GROUPS

BOM GROUP	BOM OPTIONS
J13_COMMON	ALTERNATE_COMMON,J13_MISC,J13_DEBUG:ENG,J13_PROGPARTS,USBHUB2514B,EDP:YES,PCH_C1
J13_MISC	CPUNED_SLG:NO,HUB_3NOBREN_TWT,NPWS:YES,PP5V5_DCIN:NO,TPAD_PCH:NO,SKIP_SV3V3:INAUDIBLE,BTPWR184,TBTRV:P15V,LVDGR3_BH:YES,AKG_ACOUSTIC:NO
J13_PROGPARTS	BOOTROM_PROG,SMC_PROG,TBTROM:PROG
J13_DEVEL:ENG	ALTERNATE,BELT:ENG,XDP_CONN,XDP_CPU:RPM,XDP_PCH,LCPLUS,DORVREF_DAC,VREFQ:I_M3,VREFCA:L0Q_DAC,S9PGOOD_I5L_83_8Q_LED,VCCIOI9NS_ENG,AIRPORTI9NS_ENG,HDOI9NS_ENG,LCDBELI9NS_ENG
J13_DEVEL:PVT	LCPLUS,XDP_CONN
J13_DEBUG:ENG	DEVEL_BOM,MOJO:YES,XDP
J13_DEBUG:PVT	DEVEL_BOM,BELT:PROG,MOJO:YES,XDP,XDP_CPU:RPM,VREFQ:L0Q,VREFCA:L0Q,VCCIOI9NS_PROD,AIRPORTI9NS_PROD,HDOI9NS_PROD,LCDBELI9NS_PROD
J13_DEBUG:PROG	BKLT:PROG,MOJO:YES,XDP,XDP_CPU:RPM,VREFQ:L0Q,VREFCA:L0Q,LCPLUS,VCCIOI9NS_PROD,AIRPORTI9NS_PROD,HDOI9NS_PROD,LCDBELI9NS_PROD
DDR3:HYNIX_4GB	RAMCFG0:L,RAMCFG1:L,RAMCFG2:L,RAMCFG3:L,DRAM_TYPE:HYNIX_4GB
DDR3:HYNIX_8GB	RAMCFG0:L,RAMCFG1:L,RAMCFG2:H,RAMCFG3:L,DRAM_TYPE:HYNIX_8GB
DDR3:SAMSUNG_4GB	RAMCFG0:L,RAMCFG1:H,RAMCFG2:L,RAMCFG3:L,DRAM_TYPE:SAMSUNG_4GB
DDR3:SAMSUNG_8GB	RAMCFG0:L,RAMCFG1:H,RAMCFG2:H,RAMCFG3:L,DRAM_TYPE:SAMSUNG_8GB
DDR3:ELPIDA_8GB	RAMCFG0:H,RAMCFG1:H,RAMCFG2:H,RAMCFG3:L,DRAM_TYPE:ELPIDA_8GB
DDR3:ELPIDA_4GB	RAMCFG0:H,RAMCFG1:H,RAMCFG2:L,RAMCFG3:L,DRAM_TYPE:ELPIDA_4GB

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S0865	1	IC,SERIAL SPI EEPROM,256KBIT,20MHZ,MLP8	U3690	CRITICAL	BOOTROM_BLANK
341S3475	1	IC,EEPROM,CR,V24.1,J11/J13	U3690	CRITICAL	BOOTROM_PROG
338S1098	1	IC,SMC12-A3,40MHZ/500MIPS MCU, 9X9,157BGA	U4900	CRITICAL	SMC_BLANK
338S1065	1	IC,SMC12,40MHZ/500MIPS MCU, 9X9,157BGA	U4900	CRITICAL	SMC_BLANK
341S3433	1	IC,SMC,V2-1A43,Proto18,J13	U4900	CRITICAL	SMC_PROG
335S0809	1	64 MBIT SPI SERIAL DUAL I/O FLASH,Memoirix	U6100	CRITICAL	BOOTROM_BLANK
335S0803	1	64 MBIT SPI SERIAL DUAL I/O FLASH,Memoirix	U6100	CRITICAL	BOOTROM_BLANK
341S3482	1	IC,EPI ROM,PROTO18,J13 J11	U6100	CRITICAL	BOOTROM_PROG

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
37680855	37680613		ALL	Diodes alt to Toshiba
37680977	37680859		ALL	Diodes alt to Toshiba
37680972	37680612		ALL	Kohm alt to Toshiba
13880676	13880691		ALL	Murata alt to Samsung
37180709	37180652		ALL	KEP alt to KEP
13880671	13880673		ALL	Taiyo alt to Murata
37680790	37680928		ALL	TI alt to Fairchild
15281462	15281295		ALL	Toko alt for MEC inductor
15281085	15281307		ALL	Toko alt for Cyntec
13880703	13880648		ALL	Murata alt to Taiyo Yuden
13880684	13880660		ALL	Murata alt to Taiyo Yuden
15281493	15281300		ALL	Colicraft alt to Murata

35383238	35381428		ALL	Intersil alt to OPA2333
37280186	37280185		ALL	NEP alt to Diodes
37681053	37680604		ALL	Diodes alt to Fairchild
37680855	37680613		ALL	Diodes alt to Toshiba
37680903	37680796		ALL	Fairchild alt to Siliconix
19780431	19780432		ALL	Epson alt to NDK
33784198	33784197		ALL	TDP 1.5GHE alt to Nominal
33784236	33784196		ALL	TDP 1.7GHE alt to Nominal
37180713	37180558		ALL	Diodes alt to ST Micro
12880333	998-4435		ALL	Sanyo alt to Kemet
12880357	998-4435		ALL	Sanyo alt to POS caps
998-4715	998-4435		ALL	Kemet_Bect alt to POS caps
998-4716	998-4435		ALL	Kemet_0045 Plute alt to POS caps

DRAM CFG CHART

	VENDOR	CFG 1	CFG 0
	HYNIX	0	0
	SAMSUNG	1	0
	MICRON	0	1
	ELPIDA	1	1

SIZE	CFG 2
4GB	0
8GB	1

DIE REV	CFG 3
A	0
B	1

Module Parts


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S4197	1	1VB,QBP8,ES2,K0,1.5,17W,2+2,1.0,95,4M,ULVB	U1000	CRITICAL	CPU1:1.5GHZ
337S4299	1	1VB,QC55,Q8,L0,1.7,17W,2+2,1.0,3M,ULVBGA	U1000	CRITICAL	CPU1:1.7GHZ
337S4298	1	1VB,QC54,Q8,L0,1.8,17W,2+2,1.1,3M,ULVBGA	U1000	CRITICAL	CPU1:1.8GHZ
337S4296	1	1VB,QC52,Q8,L0,2.0,17W,2+2,1.1,4M,ULVBGA	U1000	CRITICAL	CPU2:0.6GHZ
337S4198	1	1VB,QBP8,ES2,K0,1.5,17W,2+2,0.95,4M,ULVB	U1000	CRITICAL	CPU:1.5GHZTDP
337S4236	1	1VB,QBP8,ES2,K0,1.7,17W,2+2,1.0,4M,ULVB,TDP	U1000	CRITICAL	CPU:1.7GHZTDP
337S4165	1	1C,PCH,PPT-MB,SFF,ES1	U1800	CRITICAL	PCH_ES1
337S4180	1	1C,PCH,PPT-MB,SFF,ES2,B0	U1800	CRITICAL	PCH_ES2
337S4235	1	1C,PCH,PPT-MB,SFF,P-Q8,C0	U1800	CRITICAL	PCH_C0
337S4275	1	1C,PCH,PPT-MB,Q877,C1,Q8	U1800	CRITICAL	PCH_C1
338S1047	1	1C,TBT,CR-4C,ES1,288 PCBGA,12X12MM	U3600	CRITICAL	TBT

33380622	4	IC, SDRAM, 2GBIT, 256MX8, DDR3-1600, 78P FPGA	U2900, U2910, U2920, U2930	CRITICAL	DRAM_TYPE:HYNIX_4GB
33380622	4	IC, SDRAM, 2GBIT, 256MX8, DDR3-1600, 78P FPGA	U3000, U3010, U3020, U3030	CRITICAL	DRAM_TYPE:HYNIX_4GB
33380622	4	IC, SDRAM, 2GBIT, 256MX8, DDR3-1600, 78P FPGA	U3100, U3110, U3120, U3130	CRITICAL	DRAM_TYPE:HYNIX_4GB
33380622	4	IC, SDRAM, 2GBIT, 256MX8, DDR3-1600, 78P FPGA	U3200, U3210, U3220, U3230	CRITICAL	DRAM_TYPE:HYNIX_4GB
33380625	4	IC, SDRAM, 4GBIT, 512MX8, DDR3-1600, 82 FPGA	U2900, U2910, U2920, U2930	CRITICAL	DRAM_TYPE:HYNIX_8GB
33380625	4	IC, SDRAM, 4GBIT, 512MX8, DDR3-1600, 82 FPGA	U3000, U3010, U3020, U3030	CRITICAL	DRAM_TYPE:HYNIX_8GB
33380625	4	IC, SDRAM, 4GBIT, 512MX8, DDR3-1600, 82 FPGA	U3100, U3110, U3120, U3130	CRITICAL	DRAM_TYPE:HYNIX_8GB
33380625	4	IC, SDRAM, 4GBIT, 512MX8, DDR3-1600, 82 FPGA	U3200, U3210, U3220, U3230	CRITICAL	DRAM_TYPE:HYNIX_8GB
33380623	4	IC, SDRAM, 2GBIT, DDR3-1600, 78P FPGA, D-DIE	U2900, U2910, U2920, U2930	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
33380623	4	IC, SDRAM, 2GBIT, DDR3-1600, 78P FPGA, D-DIE	U3000, U3010, U3020, U3030	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
33380623	4	IC, SDRAM, 2GBIT, DDR3-1600, 78P FPGA, D-DIE	U3100, U3110, U3120, U3130	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
33380623	4	IC, SDRAM, 2GBIT, DDR3-1600, 78P FPGA, D-DIE	U3200, U3210, U3220, U3230	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
33380642	4	IC, SDRAM, 4GBIT, DDR3-1600, 78P FPGA, C-DIE	U2900, U2910, U2920, U2930	CRITICAL	DRAM_TYPE:SAMSUNG_8GB
33380642	4	IC, SDRAM, 4GBIT, DDR3-1600, 78P FPGA, C-DIE	U3000, U3010, U3020, U3030	CRITICAL	DRAM_TYPE:SAMSUNG_8GB
33380642	4	IC, SDRAM, 4GBIT, DDR3-1600, 78P FPGA, C-DIE	U3100, U3110, U3120, U3130	CRITICAL	DRAM_TYPE:SAMSUNG_8GB
33380642	4	IC, SDRAM, 4GBIT, DDR3-1600, 78P FPGA, C-DIE	U3200, U3210, U3220, U3230	CRITICAL	DRAM_TYPE:SAMSUNG_8GB
33380629	4	IC, SDRAM, 4GBIT, DDR3L-1600, REV B, 78P FPGA	U2900, U2910, U2920, U2930	CRITICAL	DRAM_TYPE:ELPIDA_8GB
33380629	4	IC, SDRAM, 4GBIT, DDR3L-1600, REV B, 78P FPGA	U3000, U3010, U3020, U3030	CRITICAL	DRAM_TYPE:ELPIDA_8GB
33380629	4	IC, SDRAM, 4GBIT, DDR3L-1600, REV B, 78P FPGA	U3100, U3110, U3120, U3130	CRITICAL	DRAM_TYPE:ELPIDA_8GB
33380629	4	IC, SDRAM, 4GBIT, DDR3L-1600, REV B, 78P FPGA	U3200, U3210, U3220, U3230	CRITICAL	DRAM_TYPE:ELPIDA_8GB
33380628	4	IC, SDRAM, 2GBIT, DDR3L-1600, REV D, 78P FPGA	U2900, U2910, U2920, U2930	CRITICAL	DRAM_TYPE:ELPIDA_4GB
33380628	4	IC, SDRAM, 2GBIT, DDR3L-1600, REV D, 78P FPGA	U3000, U3010, U3020, U3030	CRITICAL	DRAM_TYPE:ELPIDA_4GB
33380628	4	IC, SDRAM, 2GBIT, DDR3L-1600, REV D, 78P FPGA	U3100, U3110, U3120, U3130	CRITICAL	DRAM_TYPE:ELPIDA_4GB
33380628	4	IC, SDRAM, 2GBIT, DDR3L-1600, REV D, 78P FPGA	U3200, U3210, U3220, U3230	CRITICAL	DRAM_TYPE:ELPIDA_4GB

35382929	1	1C, 16L6259, BATCHARGER, 3%, 4X40H, QFN28	U7000	CRITICAL
946-3115	1	MLB, DYNAX UV EB 0.22GRAM, K21	GLUE	CRITICAL

PD Module Parts

806-3142	1	CAN,T29,J11/J13	TBTFENCE	CRITICAL	
806-3215	1	CAN_COVER,T29,J11/J13	TBTCOVER	CRITICAL	
806-3214	1	CAN_TOPSIDE,J11/J13	TBTTOPSIDE_1P	CRITICAL	
806-3706	1	CAN_TOPSIDE_2Piece_Cover,J11/J13	TBTTOPSIDE_2P_COVER	CRITICAL	
806-3705	1	CAN_TOPSIDE_2Piece_Fence,J11/J13	TBTTOPSIDE_2P_FENCE	CRITICAL	
806-3216	1	CAN,MDF,J11/J13	MDPCAN	CRITICAL	
806-3083	1	SHLD,USB_MLB,J11/J13	USBCAN	CRITICAL	
806-2377	1	K78, MDP Spring	MDPSPRING	CRITICAL	NOSTUFF

SYNC MASTER=J30 MLB		SYNC DATE=07/27/2011	
PAGE TITLE			
BOM Configuration			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-9277	D
		REVISION	
		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE			
PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		5 OF 109	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		5 OF 73	

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

D

(Need 5 TPs)

C

(Need to add 2 GND TP)

B

ed 2 TPs)

A

(Need to add 2 GND TPs)

A

(Need to add 6 GND TPs)

007000 11 5 1 1000 0000000001

7 48

PINC TEST

51 52 72

FUNC_TEST

(Need 4 TPs)

FUNC_TEST

(Need 2 TPs)

FUNC TEST

7 52

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

FUNC_TEST (Need 5 MB)

TPs)

RING TEST

(Need 6 TPs)

POWER SIGNALS

 54

— 9

SYNC DATE=07/29/2011

DRAWING NUMBER
051-9277


BRANCH


1000


PAGE 100

7 OF 109


SHEET 6 OF 73











PAGE TITLE		SYNC DATE=10/17/2011	
CPU DMI/PEG/FDI/RSVD		DRAWING NUMBER	051-9277
Apple Inc.		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	10 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	9 OF 73
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			















CPU DECOUPLING-I		
 Apple Inc.	DRAWING NUMBER	051-9277
	REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	16 OF 109
	SHEET	14 OF 73












SYNC MASTER=J30 MLB

SYNC DATE=07/27/2011

PAGE TITLE

PCH GROUNDS

 Apple Inc.

DRAWING NUMBER
051-9277

SIZE
D


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


REVISION
2.8.0

BRANCH

PAGE
23 OF 109

SHEET
21 OF 73






BOM GROUP	BOM OPTIONS
HUB_ALLREM	HUB_NONREM1_0,HUB_NONREM0_0
HUB_1NONREM	HUB_NONREM1_0,HUB_NONREM0_1
HUB_2NONREM	HUB_NONREM1_1,HUB_NONREM0_0
HUB_3NONREM	HUB_NONREM1_1,HUB_NONREM0_1

NON_REM1	NON_REM0	DESCRIPTION
0	0	All ports are removable
0	1	Port 1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port 1, 2, and 3 are non removable



BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0983	1	IC,USB2512B,USB 2.0 HUB CNTRL,36-QFN	U2600	CRITICAL	USBHUB2512B
338S0923	1	IC,USB2513B,USB 2.0,HUB CNTRL,3PRT,46QFN	U2600	CRITICAL	USBHUB2513B
338S0824	1	IC,USB2514B,USB 2.0,HUB CNTRL,4PRT	U2600	CRITICAL	USBHUB2514B

TO CONNECT TP/KB TO PCH XHCI
NOSTUFF R2611 & R2615, STUFF R2621 & R2622,R2616 & R2617





USB XHCI/EHCI2 PORT MUX FOR EXT B




PAGE TITLE		SYNC MASTER=J13 MLB NON POR		SYNC DATE=11/10/2011	
USB HUB & MUX		DRAWING NUMBER		SIZE	
Apple Inc.		051-9277		D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		2.8.0		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE		26 OF 109	
II NOT TO REPRODUCE OR COPY IT		PAGE		26 OF 109	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE		26 OF 109	
IV ALL RIGHTS RESERVED		PAGE		26 OF 109	


System RTC Power Source & 32kHz / 25MHz Clock Generator



Platform Reset Connections
Unbuffered




Buffered




Scrub for layout optimization


PCH S0 PWRGD




DP_AUXIO_EN Inversion




PCH ME Disable Strap



GPIO Glitch Prevention



PCH Reset Button




PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q2620 & 5V pull-up allows circuit to work regardless of HDA voltage.

PAGE TITLE		PAGE NUMBER	
Clock (CK505) and Chipset Support		051-9277	
Apple Inc.		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:		27 OF 109	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		25 OF 73	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the S0-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3<->S0 transitions determines behavior of signals.
WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.
WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L
MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L
MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L




1V5 S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3





Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
to	1	0	1	1	1	1	1	1
2	0	0	0	1	1	0	0	1
3	0	0	0	1	X	0	0	1
S3	4	0	0	1	X	0	0	1
to	5	0	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	7	1	1	1	1	CPU_MEM_RESET_L	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.


NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.


CPU Memory S3 Support		051-9277	
Apple Inc.		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:		28 OF 109	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		26 OF 73	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			







A14/A15 FOR 2G/4G MONO ONLY
CS1 IS FOR 2G DDP RANK CONTROL





SYNC MASTER=K21 MLB		SYNC DATE=07/28/2011	
PAGE TITLE			
DDR3 DRAM CHANNEL A (32-63)			
 Apple Inc.		DRAWING NUMBER	051-9277
		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		30 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		28 OF 73	
IV ALL RIGHTS RESERVED			




A14/A15 FOR 2G/4G MONO ONLY
CS1 IS FOR 2G DDP RANK CONTROL





SYNC MASTER=F21 MLB		SYNC DATE=07/28/2011	
PAGE TITLE			
DDR3 DRAM CHANNEL B (0-31)			
 Apple Inc.	DRAWING NUMBER	051-9277	SIZE D
	REVISION	2.8.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		31 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		29 OF 73	
IV ALL RIGHTS RESERVED			



A14/A15 FOR 2G/4G MONO ONLY
CS1 IS FOR 2G DDP RANK CONTROL


SYNCH MASTER=#21 MLS		SYNCH DATE=07/28/2011	
PAGE TITLE			
DDR3 DRAM CHANNEL B		(32-63)	
 Apple Inc.		DRAWING NUMBER	
		051-9277	
		D	
		REVISION	
		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		32 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		30 OF 73	
IV ALL RIGHTS RESERVED			







JEDEC recommends 30 Ohm term to VTT for CS,CKE,ODT and 36 Ohm for BA,A,RAS,CAS,WE

MEM CLOCK TERMINATION
Place RC end termination after last DRAM
Place Source Cterm at neckdown at first DRAM





SYNC MASTER=K21 MLB		SYNC DATE=07/28/2011	
PAGE TITLE			
DDR3 Bypassing/Termination			
 Apple Inc.		DRAWING NUMBER	SHEET
		051-9277	D
		REVISION	
		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	
		PAGE	34 OF 109
		SHEET	32 OF 73





SD Detect & Reset Logic

SDCONN DETECT Debounce, Inversion, Detect-Changed PCH GPIO Latch Circuit
Converts SDCONN from active-low level signal to active-high pulses
RESET_IN* must be pulled to GND if not used. SD detect logic will only function if Reset logic is low.



SYNC MASTER=J13 MLB NON POR		SYNC DATE=11/10/2011	
PAGE TITLE			
SecureDigital Card Reader			
 Apple Inc.		DRAWING NUMBER	051-9277
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	2.8.0
		BRANCH	
		PAGE	35 OF 109
		SHEET	33 OF 73





```

Power aliases required by this page:
- =PPVIN_SW_TBTBST      (8-13V Boost Input)
- =PP18V_TBT_REG        (18V Boost Output)
- =PP3V3_TBT_P3V3TBTFT  (3.3V FET Input)
- =PP3V3_TBT_FET        (3.3V FET Output)
- =PP3V3_S0_TBTPWRCTL
- =PP1V05_TBT_P1V05TBTFT (1.05V FET Input)
- =PP1V05_TBT_FET        (1.05V FET Output)

```

```







Signal aliases required by this page:
- =TBT_CLKREQ_L
- =TBT_RESET_L


```


```


BOM options provided by this page:
TBTBST:I - Stuffs 18V boost circuitry.


```




SYNC MASTER-J13 MLB NON POR		SYNC DATE-11/10/2011	
PAGE TITLE			
TBT Power Support			
	Apple Inc.	DRAWING NUMBER	051-9277
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. AND THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED		REVISION	2.8.0
		BRANCH	
		PAGE	38 OF 109
		SHEET	36 OF 73



SYNC MASTER=J11 MLB		SYNC DATE=10/11/2011	
PAGE TITLE			
X21 WIRELESS CONNECTOR			
 Apple Inc.	DRAWING NUMBER	051-9277	SIZE D
	REVISION	2.8.0	
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE 40 OF 109		SHEET 37 OF 73	




PCIE/SATA GUMSTICK2 CONNECTOR

SYNC MASTER=J13 MLB NON POR		SYNC DATE=10/17/2013	
PAGE TITLE			
SSD CONNECTOR			
 Apple Inc.		DRAWING NUMBER	051-9277
		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	45 OF 109
		SHEET	38 OF 73



Right USB Port A


USB Port Power Switch




Current limit per port (R4600): 2.18A min / 2.63A max

Mojo SMC Debug Mux



SYNC MASTER=J11 MLB		SYNC DATE=09/30/2011	
PAGE TITLE			
External A USB3 Connector			
 Apple Inc.		DRAWING NUMBER	051-9277
		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		46 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		39 OF 73	
IV ALL RIGHTS RESERVED			



8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



C

C




B

B



B




A

A




4	3	2	1
---	---	---	---

4	3	2	1
---	---	---	---




4	3	2	1
---	---	---	---


4	3	2	1
---	---	---	---





4	3	2	1
---	---	---	---




4	3	2	1
---	---	---	---







SYNC MASTER=J11 MLB		SYNC DATE=12/02/2011	
PAGE TITLE			
Voltage & Load Side Current Sensing			
	DRAWING NUMBER		SHEET
	051-9277		D
	REVISION		
		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

CPU Proximity Sensor

Detect CPU Die Temperature

Detect DDR/5V/3.3V Proximity Temperature

Placement note:
Place U5510 under CPU

Write Address: 0x98
Read Address: 0x99

TBT Die

Detect TBT Die Temperature

Use GND pin B1 on U3600 for N leg

To connect Die Sensor, Stuff R5550 & R5551, No stuff R5540 & R5541
To connect Proximity Sensor, Stuff R5540 & R5541, No Stuff R5550,R5551

Replacing caps with 100K PD on ISENSE SMC inputs

TBT,MLB Bottom & Inlet Proximity Sensors

Placement note:
Place Q5530 between rear vent on bottom side

Placement note:
Place Q5520 close to TBT on TOP side

Placement note:
Place Q5540 on MLB bottom side opposite U5400

SYNC MASTER=J11 MLB SYNC DATE=08/03/2011

PAGE TITLE Thermal Sensors

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER 051-9277 D

REVISION 2.8.0

BRANCH

PAGE 55 OF 109

SHEET 47 OF 73

CPU Proximity Sensor

Detect CPU Die Temperature

Detect DDR/5V/3.3V Proximity Temperature

Placement note:
Place U5510 under CPU

Write Address: 0x98
Read Address: 0x99

TBT Die

Detect TBT Die Temperature

Use GND pin B1 on U3600 for N leg

To connect Die Sensor, Stuff R5550 & R5551, No stuff R5540 & R5541
To connect Proximity Sensor, Stuff R5540 & R5541, No Stuff R5550,R5551

Replacing caps with 100K PD on ISENSE SMC inputs

TBT,MLB Bottom & Inlet Proximity Sensors

Placement note:
Place Q5530 between rear vent on bottom side

Placement note:
Place Q5520 close to TBT on TOP side

Placement note:
Place Q5540 on MLB bottom side opposite U5400

SYNC MASTER=J11 MLB SYNC DATE=08/03/2011

PAGE TITLE Thermal Sensors

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER 051-9277

REVISION 2.8.0

BRANCH

PAGE 55 OF 109

SHEET 47 OF 73



CPU Proximity Sensor

Detect CPU Die Temperature

Detect DDR/5V/3.3V Proximity Temperature

Placement note:
Place U5510 under CPU

Write Address: 0x98
Read Address: 0x99

TBT Die

Detect TBT Die Temperature

Use GND pin B1 on U3600 for N leg

To connect Die Sensor, Stuff R5550 & R5551, No stuff R5540 & R5541
To connect Proximity Sensor, Stuff R5540 & R5541, No Stuff R5550,R5551

Replacing caps with 100K PD on ISENSE SMC inputs

TBT,MLB Bottom & Inlet Proximity Sensors

Placement note:
Place Q5530 between rear vent on bottom side

Placement note:
Place Q5520 close to TBT on TOP side

Placement note:
Place Q5540 on MLB bottom side opposite U5400

SYNC MASTER=J11 MLB SYNC DATE=08/03/2011

PAGE TITLE Thermal Sensors

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER 051-9277

REVISION 2.8.0

BRANCH

PAGE 55 OF 109

SHEET 47 OF 73

CPU Proximity Sensor

Detect CPU Die Temperature

Detect DDR/5V/3.3V Proximity Temperature

Placement note:
Place U5510 under CPU

Write Address: 0x98
Read Address: 0x99

TBT Die

Detect TBT Die Temperature

To connect Die Sensor, Stuff R5550 & R5551, No stuff R5540 & R5541
To connect Proximity Sensor, Stuff R5540 & R5541, No Stuff R5550,R5551

TBT,MLB Bottom & Inlet Proximity Sensors

Placement note:
Place Q5530 between rear vent on bottom side

Placement note:
Place Q5520 close to TBT on TOP side

Placement note:
Place Q5540 on MLB bottom side opposite U5400

Replacing caps with 100K PD on ISENSE SMC inputs

Part Number

Qty

Description

Reference Des

Critical

BOM Option

117S0008

1

RES,NP,1/20W,100K OHM,S,0201,SMD

C5361

VCCIOISNS_PROD

117S0008

1

RES,NP,1/20W,100K OHM,S,0201,SMD

C5475

AIRPORTISNS_PROD

117S0008

1

RES,NP,1/20W,100K OHM,S,0201,SMD

C5485

HDDISNS_PROD

117S0008

1

RES,NP,1/20W,100K OHM,S,0201,SMD

C5495

LCDCLKTISNS_PROD

Thermal Sensors

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

051-9277

2.8.0

55 OF 109

47 OF 73

CPU Proximity Sensor

Detect CPU Die Temperature

Detect DDR/5V/3.3V Proximity Temperature

Placement note:
Place U5510 under CPU

Write Address: 0x98
Read Address: 0x99

TBT Die

Detect TBT Die Temperature

Use GND pin B1 on U3600 for N leg

To connect Die Sensor, Stuff R5550 & R5551, No stuff R5540 & R5541
To connect Proximity Sensor, Stuff R5540 & R5541, No Stuff R5550,R5551

Replacing caps with 100K PD on ISENSE SMC inputs

TBT,MLB Bottom & Inlet Proximity Sensors

Placement note:
Place Q5530 between rear vent on bottom side


Placement note:
Place Q5520 close to TBT on TOP side

Placement note:
Place Q5540 on MLB bottom side opposite U5400

Thermal Sensors

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:



CPU Proximity Sensor

Detect CPU Die Temperature

Detect DDR/5V/3.3V Proximity Temperature

Placement note:
Place U5510 under CPU

Write Address: 0x98
Read Address: 0x99

TBT Die

Detect TBT Die Temperature

Use GND pin B1 on U3600 for N leg

To connect Die Sensor, Stuff R5550 & R5551, No stuff R5540 & R5541
To connect Proximity Sensor, Stuff R5540 & R5541, No Stuff R5550,R5551

Replacing caps with 100K PD on ISENSE SMC inputs

TBT,MLB Bottom & Inlet Proximity Sensors

Placement note:
Place Q5530 between rear vent on bottom side

Placement note:
Place Q5520 close to TBT on TOP side


Placement note:
Place Q5540 on MLB bottom side opposite U5400


Thermal Sensors

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

FAN CONNECTOR



SYNC MASTER=K21 MLB		SYNC DATE=07/28/2011	
PAGE TITLE			
Fan			
 Apple Inc.		DRAWING NUMBER	051-9277
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	2.8.0
		BRANCH	
		PAGE	56 OF 109
		SHEET	48 OF 73

D

D

C

C


B

B

A


A

IPD Flex Connector





Keyboard Backlight Driver & Detection


To detect Keyboard backlight, SMC will tristate and read SMC_SYS_KBDLED:
If LOW, keyboard backlight present
If HIGH, keyboard backlight not present
R5853 always stuffed, R5854 only grounded when KB BL flex connected.






Keyboard Backlight Connector




SYNC MASTER=J13 MLB NON POR		SYNC DATE=11/10/2011	
PAGE TITLE			
IPD / KBD Backlight			
 Apple Inc.		DRAWING NUMBER	051-9277
		SIZE D	
		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	57 OF 109
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	49 OF 73
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			









(For development only)





PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0560	1	RES,MF,1/20W,50.9KOHM,1,0201,SMD	R6912		MPM5:YES
117S0008	1	RES,MF,1/20W,100KOHM,1,0201,SMD	R6911		MPM5:YES





Supply needs to guarantee 3.31V delivered to SMC VRef generator





SYNC MASTER=J13 MLB NON POR		SYNC DATE=11/10/2011	
PAGE TITLE			
PBus Supply & Battery Charger			
 Apple Inc.		DRAWING NUMBER	051-9277
		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		70 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		53 OF 73	
IV ALL RIGHTS RESERVED			





CPU=IV Bridge ULV, AXG=GT2

PHASE 1


AXG PHASE


Component List:

Part	Value	Part	Value
C7513	62UF	C7553	62UF
C7514	62UF	C7554	62UF
C7515	10UF	C7555	10UF
C7516	10UF	C7556	10UF
C7517	1UF	C7557	1UF
C7518	0.001UF	C7558	0.001UF
C7519	0.001UF	C7559	0.001UF
C7540	62UF	C7560	62UF
C7541	62UF	C7561	62UF
C7510	62UF		
C7520	62UF		
C7571	2200PF		
C7552	0.001UF		
C7574	1000PF		
L7510	0.36UH-20%-30A-1.2MOHM	L7550	0.36UH-20%-30A-1.2MOHM
Q7510	IRF6811STRPBF	Q7550	CSD58872Q5D
Q7520	IRF6894MTRPBF		
R7511	1/16W	R7551	1/16W
R7513	1/20W	R7552	1/16W
R7514	1/20W	R7553	1/16W
R7554	1/20W		


Table of Values:

Part	Value	Part	Value
C7513	62UF	C7553	62UF
C7514	62UF	C7554	62UF
C7515	10UF	C7555	10UF
C7516	10UF	C7556	10UF
C7517	1UF	C7557	1UF
C7518	0.001UF	C7558	0.001UF
C7519	0.001UF	C7559	0.001UF
C7540	62UF	C7560	62UF
C7541	62UF	C7561	62UF
C7510	62UF		
C7520	62UF		
C7571	2200PF		
C7552	0.001UF		
C7574	1000PF		
L7510	0.36UH-20%-30A-1.2MOHM	L7550	0.36UH-20%-30A-1.2MOHM
Q7510	IRF6811STRPBF	Q7550	CSD58872Q5D
Q7520	IRF6894MTRPBF		
R7511	1/16W	R7551	1/16W
R7513	1/20W	R7552	1/16W
R7514	1/20W	R7553	1/16W
R7554	1/20W		



1000-007275-011 812 800 000 PAGE TITLE		0100-007275-011 812 800 000 DATE	
CPU IMV7 & AXG VCore Output			
 Apple Inc.		DRAWING NUMBER 051-9277	SIZE D
		REVISION 2.8.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH PAGE 75 OF 109	
		SHEET 58 OF 73	

CPU VCCIO (1.05V S0) Regulator



OCF = R7641 x 8.5uA / R7640
OCF = 25.6A
Vout = 0.5V * (1 + Ra / Rb)

CPU VCCIO (1.05V) Power Supply	
Apple Inc.	DRAWING NUMBER 051-9277
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION 2.8.0 BRANCH PAGE 76 OF 109 SHEET 59 OF 73

D

C

B


A

D

C




B


A





1.05V SUS LDO

Cougar Point requires JTAG pull-ups to be powered at 1.05V when SUS suspend well is active. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.



SYNC MASTER=K21 MLB		SYNC DATE=07/28/2011	
PAGE TITLE			
Misc Power Supplies			
 Apple Inc.		DRAWING NUMBER	051-9277
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	2.8.0
		BRANCH	
		PAGE	77 OF 109
		SHEET	60 OF 73





D

C

B

A


D


C


B

A

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
518S0829	1	CONN212N-AX,P=0.4,10P,W=BOSS,HP	J9000		



SYNC MASTER=K21 MLB		SYNC DATE=07/28/2011	
PAGE TITLE			
Internal DisplayPort Connector			
 Apple Inc.		DRAWING NUMBER	051-9277
		SIZE	D
		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.		PAGE	90 OF 109
THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	63 OF 73
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	*	=2x_DIELECTRIC	?
MEM_DQS2OWNDATA	*	=3x_DIELECTRIC	?
MEM_CMD2CMD	*	=3x_DIELECTRIC	?
MEM_CMD2CTRL	*	=3x_DIELECTRIC	?
MEM_CTRL2CTRL	*	=3x_DIELECTRIC	?
MEM_CLK2CLK	*	=6x_DIELECTRIC	?
MEM_2OTHERMEM	*	=4x_DIELECTRIC	?
MEM_2PWR	*	=PWR_P2MM	?
MEM_2GND	*	=GND_P2MM	?
MEM_2OTHER	*	=6x_DIELECTRIC	?

PalPilot Spacing

```
=2x_DIELECTRIC
=5.7x_DIELECTRIC
=4x_DIELECTRIC
=4x_DIELECTRIC
=8.6x_DIELECTRIC
=5.7x_DIELECTRIC
=PWR_P2MM
=GND_P2MM
=8.6x_DIELECTRIC
```

"Real" Spacing

```
=2x_DIELECTRIC
=3x_DIELECTRIC
=3x_DIELECTRIC
=3x_DIELECTRIC
=3x_DIELECTRIC
=6x_DIELECTRIC
=4x_DIELECTRIC
=PWR_P2MM
=GND_P2MM
=6x_DIELECTRIC
```

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM *	*	MEM_2GND

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	MEM_A_DATA_0	*	MEM_DQS2OWNDATA
MEM_A_DQS_1	MEM_A_DATA_1	*	MEM_DQS2OWNDATA
MEM_A_DQS_2	MEM_A_DATA_2	*	MEM_DQS2OWNDATA
MEM_A_DQS_3	MEM_A_DATA_3	*	MEM_DQS2OWNDATA
MEM_A_DQS_4	MEM_A_DATA_4	*	MEM_DQS2OWNDATA
MEM_A_DQS_5	MEM_A_DATA_5	*	MEM_DQS2OWNDATA
MEM_A_DQS_6	MEM_A_DATA_6	*	MEM_DQS2OWNDATA
MEM_A_DQS_7	MEM_A_DATA_7	*	MEM_DQS2OWNDATA
MEM_B_DQS_0	MEM_B_DATA_0	*	MEM_DQS2OWNDATA
MEM_B_DQS_1	MEM_B_DATA_1	*	MEM_DQS2OWNDATA
MEM_B_DQS_2	MEM_B_DATA_2	*	MEM_DQS2OWNDATA
MEM_B_DQS_3	MEM_B_DATA_3	*	MEM_DQS2OWNDATA
MEM_B_DQS_4	MEM_B_DATA_4	*	MEM_DQS2OWNDATA
MEM_B_DQS_5	MEM_B_DATA_5	*	MEM_DQS2OWNDATA
MEM_B_DQS_6	MEM_B_DATA_6	*	MEM_DQS2OWNDATA
MEM_B_DQS_7	MEM_B_DATA_7	*	MEM_DQS2OWNDATA

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	=SAME	*	MEM_DATA2SELF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTRL	*	MEM_CMD2CTRL
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*	MEM_*	*	MEM_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	*	*	MEM_20THER
MEM_A_DQS_1	*	*	MEM_20THER
MEM_A_DQS_2	*	*	MEM_20THER
MEM_A_DQS_3	*	*	MEM_20THER
MEM_A_DQS_4	*	*	MEM_20THER
MEM_A_DQS_5	*	*	MEM_20THER
MEM_A_DQS_6	*	*	MEM_20THER
MEM_A_DQS_7	*	*	MEM_20THER
MEM_B_DQS_0	*	*	MEM_20THER
MEM_B_DQS_1	*	*	MEM_20THER
MEM_B_DQS_2	*	*	MEM_20THER
MEM_B_DQS_3	*	*	MEM_20THER
MEM_B_DQS_4	*	*	MEM_20THER
MEM_B_DQS_5	*	*	MEM_20THER
MEM_B_DQS_6	*	*	MEM_20THER
MEM_B_DQS_7	*	*	MEM_20THER

MEM_A_DATA_0			MEM_20THER
MEM_A_DATA_1	*	*	MEM_20THER
MEM_A_DATA_2	*	*	MEM_20THER

MEM_A_DATA_3	*	*	MEM_2OTHER
MEM_A_DATA_4	*	*	MEM_2OTHER
MEM_A_DATA_5	*	*	MEM_2OTHER
MEM_A_DATA_6	*	*	MEM_2OTHER
MEM_A_DATA_7	*	*	MEM_2OTHER


MEM_B_DATA_0	*	*	MEM_2OTHER
MEM_B_DATA_1	*	*	MEM_2OTHER

MEM_B_DATA_2			MEM_20THER
MEM_B_DATA_3	*	*	MEM_20THER
MEM_B_DATA_4	*	*	MEM_20THER

MEM_B_DATA_6	*	*	MEM_2OTHER
MEM_B_DATA_7	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CLK	*	*	MEM_2OTHER

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK P<5..0>	8 11 27 28 32
	MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK N<5..0>	8 11 27 28 32
	MEM_A_CTRI	MEM_45S	MEM_CTRI	MEM A CKE<3..0>	11 27 28 32
	MEM_A_CTRI	MEM_45S	MEM_CTRI	MEM A CS L<3..0>	11 27 28 32
	MEM_A_CTRI	MEM_45S	MEM_CTRI	MEM A ODT<3..0>	11 27 28 32
	MEM_A_CMD	MEM_45S	MEM_CMD	MEM A A<15..0>	11 27 28 32
	MEM_A_CMD	MEM_45S	MEM_CMD	MEM A BA<2..0>	11 27 28 32
	MEM_A_CMD	MEM_45S	MEM_CMD	MEM A RAS L	11 27 28 32
	MEM_A_CMD	MEM_45S	MEM_CMD	MEM A CAS L	11 27 28 32
	MEM_A_CMD	MEM_45S	MEM_CMD	MEM A WE L	11 27 28 32
	MEM_A_DO_BYTE0	MEM_45S	MEM_A_DATA_0	MEM A DO<7..0>	11 27
	MEM_A_DO_BYTE1	MEM_45S	MEM_A_DATA_1	MEM A DO<15..8>	11 27
	MEM_A_DO_BYTE2	MEM_45S	MEM_A_DATA_2	MEM A DO<23..16>	11 27
	MEM_A_DO_BYTE3	MEM_45S	MEM_A_DATA_3	MEM A DO<31..24>	11 27
	MEM_A_DO_BYTE4	MEM_45S	MEM_A_DATA_4	MEM A DO<39..32>	11 28
	MEM_A_DO_BYTE5	MEM_45S	MEM_A_DATA_5	MEM A DO<47..40>	11 28
	MEM_A_DO_BYTE6	MEM_45S	MEM_A_DATA_6	MEM A DO<55..48>	11 28
	MEM_A_DO_BYTE7	MEM_45S	MEM_A_DATA_7	MEM A DO<63..56>	11 28
	MEM_A_DQS0	MEM_80D	MEM_A_DQS_0	MEM A DOS P<0>	11 27
	MEM_A_DQS0	MEM_80D	MEM_A_DQS_0	MEM A DOS N<0>	11 27
	MEM_A_DQS1	MEM_80D	MEM_A_DQS_1	MEM A DOS P<1>	11 27
	MEM_A_DQS1	MEM_80D	MEM_A_DQS_1	MEM A DOS N<1>	11 27
	MEM_A_DQS2	MEM_80D	MEM_A_DQS_2	MEM A DOS P<2>	11 27
	MEM_A_DQS2	MEM_80D	MEM_A_DQS_2	MEM A DOS N<2>	11 27
	MEM_A_DQS3	MEM_80D	MEM_A_DQS_3	MEM A DOS P<3>	11 27
	MEM_A_DQS3	MEM_80D	MEM_A_DQS_3	MEM A DOS N<3>	11 27
	MEM_A_DQS4	MEM_80D	MEM_A_DQS_4	MEM A DOS P<4>	11 28
	MEM_A_DQS4	MEM_80D	MEM_A_DQS_4	MEM A DOS N<4>	11 28
	MEM_A_DQS5	MEM_80D	MEM_A_DQS_5	MEM A DOS P<5>	11 28
	MEM_A_DQS5	MEM_80D	MEM_A_DQS_5	MEM A DOS N<5>	11 28
	MEM_A_DQS6	MEM_80D	MEM_A_DQS_6	MEM A DOS P<6>	11 28
	MEM_A_DQS6	MEM_80D	MEM_A_DQS_6	MEM A DOS N<6>	11 28
	MEM_A_DQS7	MEM_80D	MEM_A_DQS_7	MEM A DOS P<7>	11 28
	MEM_A_DQS7	MEM_80D	MEM_A_DQS_7	MEM A DOS N<7>	11 28
	MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK P<5..0>	8 11 29 30 32
	MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK N<5..0>	8 11 29 30 32
	MEM_B_CTRI	MEM_45S	MEM_CTRI	MEM B CKE<3..0>	11 29 30 32
	MEM_B_CTRI	MEM_45S	MEM_CTRI	MEM B CS L<3..0>	11 29 30 32
	MEM_B_CTRI	MEM_45S	MEM_CTRI	MEM B ODT<3..0>	11 29 30 32
	MEM_B_CMD	MEM_45S	MEM_CMD	MEM B A<15..0>	11 29 30 32
	MEM_B_CMD	MEM_45S	MEM_CMD	MEM B BA<2..0>	11 29 30 32
	MEM_B_CMD	MEM_45S	MEM_CMD	MEM B RAS L	11 29 30 32
	MEM_B_CMD	MEM_45S	MEM_CMD	MEM B CAS L	11 29 30 32
	MEM_B_CMD	MEM_45S	MEM_CMD	MEM B WE L	11 29 30 32
	MEM_B_DO_BYTE0	MEM_45S	MEM_B_DATA_0	MEM B DO<7..0>	11 29
	MEM_B_DO_BYTE1	MEM_45S	MEM_B_DATA_1	MEM B DO<15..8>	11 29
	MEM_B_DO_BYTE2	MEM_45S	MEM_B_DATA_2	MEM B DO<23..16>	11 29
	MEM_B_DO_BYTE3	MEM_45S	MEM_B_DATA_3	MEM B DO<31..24>	11 29
	MEM_B_DO_BYTE4	MEM_45S	MEM_B_DATA_4	MEM B DO<39..32>	11 30
	MEM_B_DO_BYTE5	MEM_45S	MEM_B_DATA_5	MEM B DO<47..40>	11 30
	MEM_B_DO_BYTE6	MEM_45S	MEM_B_DATA_6	MEM B DO<55..48>	11 30
	MEM_B_DO_BYTE7	MEM_45S	MEM_B_DATA_7	MEM B DO<63..56>	11 30
	MEM_B_DQS0	MEM_80D	MEM_B_DQS_0	MEM B DOS P<0>	11 29
	MEM_B_DQS0	MEM_80D	MEM_B_DQS_0	MEM B DOS N<0>	11 29
	MEM_B_DQS1	MEM_80D	MEM_B_DQS_1	MEM B DOS P<1>	11 29
	MEM_B_DQS1	MEM_80D	MEM_B_DQS_1	MEM B DOS N<1>	11 29
	MEM_B_DQS2	MEM_80D	MEM_B_DQS_2	MEM B DOS P<2>	11 29
	MEM_B_DQS2	MEM_80D	MEM_B_DQS_2	MEM B DOS N<2>	11 29
	MEM_B_DQS3	MEM_80D	MEM_B_DQS_3	MEM B DOS P<3>	11 29
	MEM_B_DQS3	MEM_80D	MEM_B_DQS_3	MEM B DOS N<3>	11 29
	MEM_B_DQS4	MEM_80D	MEM_B_DQS_4	MEM B DOS P<4>	11 30
	MEM_B_DQS4	MEM_80D	MEM_B_DQS_4	MEM B DOS N<4>	11 30
	MEM_B_DQS5	MEM_80D	MEM_B_DQS_5	MEM B DOS P<5>	11 30
	MEM_B_DQS5	MEM_80D	MEM_B_DQS_5	MEM B DOS N<5>	11 30
	MEM_B_DQS6	MEM_80D	MEM_B_DQS_6	MEM B DOS P<6>	11 30
	MEM_B_DQS6	MEM_80D	MEM_B_DQS_6	MEM B DOS N<6>	11 30
	MEM_B_DQS7	MEM_80D	MEM_B_DQS_7	MEM B DOS P<7>	11 30
	MEM_B_DQS7	MEM_80D	MEM_B_DQS_7	MEM B DOS N<7>	11 30
		MEM_PWR		PP1V5_S3RS0	6 7
		MEM_PWR		PP1V5_S3	6 7
		MEM_PWR		PP0V75_S3 MEM_VREFCA_A	27 28 31
		MEM_PWR		PP0V75_S3 MEM_VREFDO_A	27 28 31

SYNC MASTER=J13 CONSTRAINTS		SYNC DATE=01/11/2012	
PAGE TITLE			
Memory Constraints			
	Apple Inc.	DRAWING NUMBER	051-9277
		SIZE	D
		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		101 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		67 OF 73	
IV ALL RIGHTS RESERVED			

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_ICOMP	*	=4x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SATA3_PCH_TX	SATA3_PCH_TX	*	SATA3_TX2TX
SATA3_PCH_RX	SATA3_PCH_RX	*	SATA3_RX2RX
SATA3_PCH_TX	*_PCH_TX	*	SATA3_TX2OTHERTX
SATA3_PCH_RX	*_PCH_RX	*	SATA3_RX2OTHERRX
SATA3_PCH_TX	*_PCH_RX	*	SATA3_TX2RX
SATA3_PCH_RX	*_PCH_TX	*	SATA3_RX2TX
SATA3_PCH_TX	*_TX	*	SATA3_2OTHERHS
SATA3_PCH_RX	*_TX	*	SATA3_2OTHERHS
SATA3_PCH_TX	*_RX	*	SATA3_2OTHERHS
SATA3_PCH_RX	*_RX	*	SATA3_2OTHERHS
SATA3_PCH_TX	*	*	SATA3_2OTHER
SATA3_PCH_RX	*	*	SATA3_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA3_TX2TX	TOP,BOTTOM	=5x_DIELECTRIC	?
SATA3_RX2RX	TOP,BOTTOM	=5x_DIELECTRIC	?
SATA3_TX2OTHERTX	TOP,BOTTOM	=5x_DIELECTRIC	?
SATA3_RX2OTHERRX	TOP,BOTTOM	=5x_DIELECTRIC	?
SATA3_TX2RX	TOP,BOTTOM	=7x_DIELECTRIC	?
SATA3_RX2TX	TOP,BOTTOM	=7x_DIELECTRIC	?
SATA3_2OTHERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
SATA3_2OTHER	TOP,BOTTOM	=5x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA3_TX2TX	*	=2.5x_DIELECTRIC	?
SATA3_RX2RX	*	=2.5x_DIELECTRIC	?
SATA3_TX2OTHERTX	*	=4x_DIELECTRIC	?
SATA3_RX2OTHERRX	*	=4x_DIELECTRIC	?
SATA3_TX2RX	*	=6x_DIELECTRIC	?
SATA3_RX2TX	*	=6x_DIELECTRIC	?
SATA3_2OTHERHS	*	=4x_DIELECTRIC	?
SATA3_2OTHER	*	=3x_DIELECTRIC	?

SOURCE: 471984_Chief_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

UART Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
UART_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
UART	*	=2x_DIELECTRIC	?

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.8

USB 3.0 Interface Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB3_PCH_TX	USB3_PCH_TX	*	USB3_TX2TX
USB3_PCH_RX	USB3_PCH_RX	*	USB3_RX2RX
USB3_PCH_TX	*_PCH_TX	*	USB3_TX2OTHERTX
USB3_PCH_RX	*_PCH_RX	*	USB3_RX2OTHERRX
USB3_PCH_TX	*_PCH_RX	*	USB3_TX2RX
USB3_PCH_RX	*_PCH_TX	*	USB3_RX2TX
USB3_PCH_TX	*_TX	*	USB3_2OTHERHS
USB3_PCH_RX	*_TX	*	USB3_2OTHERHS
USB3_PCH_TX	*_RX	*	USB3_2OTHERHS
USB3_PCH_RX	*_RX	*	USB3_2OTHERHS
USB3_PCH_TX	*	*	USB3_2OTHER
USB3_PCH_RX	*	*	USB3_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_TX2TX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_RX2RX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_TX2OTHERTX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_RX2OTHERRX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_TX2RX	TOP,BOTTOM	=7x_DIELECTRIC	?
USB3_RX2TX	TOP,BOTTOM	=7x_DIELECTRIC	?
USB3_2OTHERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
USB3_2OTHER	TOP,BOTTOM	=5x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_TX2TX	*	=2.5x_DIELECTRIC	?
USB3_RX2RX	*	=2.5x_DIELECTRIC	?
USB3_TX2OTHERTX	*	=4x_DIELECTRIC	?
USB3_RX2OTHERRX	*	=4x_DIELECTRIC	?
USB3_TX2RX	*	=6x_DIELECTRIC	?
USB3_RX2TX	*	=6x_DIELECTRIC	?
USB3_2OTHERHS	*	=4x_DIELECTRIC	?
USB3_2OTHER	*	=3x_DIELECTRIC	?

SOURCE: 471984_Cheif_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	SATA_PCH_MUX_R2D	SATA_80D	SATA3_PCH_TX	SATA_HDD_R2D_C_P	16 38
	SATA_PCH_MUX_R2D	SATA_80D	SATA3_PCH_TX	SATA_HDD_R2D_C_N	16 38
		SATA_80D	SATA3_PCH_TX	SATA_SSD_R2D_MUX_IN_P	38
		SATA_80D	SATA3_PCH_TX	SATA_SSD_R2D_MUX_IN_N	38
	SATA_MUX_SSD_R2D	SATA_80D	SATA3_PCH_TX	SATA_SSD_R2D_P	6 38
	SATA_MUX_SSD_R2D	SATA_80D	SATA3_PCH_TX	SATA_SSD_R2D_N	6 38
	SATA_PCH_MUX_D2R	SATA_80D	SATA3_PCH_RX	SATA_HDD_D2R_P	16 38
	SATA_PCH_MUX_D2R	SATA_80D	SATA3_PCH_RX	SATA_HDD_D2R_N	16 38
		SATA_80D	SATA3_PCH_RX	SATA_SSD_D2R_MUX_OUT_P	38
		SATA_80D	SATA3_PCH_RX	SATA_SSD_D2R_MUX_OUT_N	38
	SATA_MUX_SSD_D2R	SATA_80D	SATA3_PCH_RX	SATA_SSD_D2R_P	6 38
	SATA_MUX_SSD_D2R	SATA_80D	SATA3_PCH_RX	SATA_SSD_D2R_N	6 38
	PCH_SATA_ICOMP		SATA_ICOMP	PCH_SATAICOMP	16
	USB_HUB1_UP	USB_80D	USB	USB_HUB_UP_P	18 24
	USB_HUB1_UP	USB_80D	USB	USB_HUB_UP_N	18 24
	USB_BT	USB_80D	USB	USB_BT_P	24 37
	USB_BT	USB_80D	USB	USB_BT_N	24 37
		USB_80D	USB	USB_BT_CONN_P	6 37
		USB_80D	USB	USB_BT_CONN_N	6 37
		USB_80D	USB	USB_BT_WAKE_P	37
		USB_80D	USB	USB_BT_WAKE_N	37
	USB_TPAD	USB_80D	USB	USB_TPAD_P	49
	USB_TPAD	USB_80D	USB	USB_TPAD_N	49
		USB_80D	USB	USB_TPAD_CONN_P	6
		USB_80D	USB	USB_TPAD_CONN_N	6
	USB_TPAD_HUB	USB_80D	USB	USB_TPAD_HUB_P	24
	USB_TPAD_HUB	USB_80D	USB	USB_TPAD_HUB_N	24
		USB_80D	USB	USB_TPAD_R_P	24 49
		USB_80D	USB	USB_TPAD_R_N	24 49
	USB_TPAD_M	USB_80D	USB	USB_TPAD_M_P	49
	USB_TPAD_M	USB_80D	USB	USB_TPAD_M_N	49
	USB_SDCARD	USB_80D	USB	USB_SDCARD_P	24 33
	USB_SDCARD	USB_80D	USB	USB_SDCARD_N	24 33
	USB_SMC	USB_80D	USB	USB_SMC_P	24 41
	USB_SMC	USB_80D	USB	USB_SMC_N	24 41
	USB_CAMERA	USB_80D	USB	USB_CAMERA_P	6 18 40
	USB_CAMERA	USB_80D	USB	USB_CAMERA_N	6 18 40
	USB_EXT4	USB_80D	USB	USB_EXT4_P	18 39
	USB_EXT4	USB_80D	USB	USB_EXT4_N	18 39
		UART_45S	UART	SMC_DEBUGPRT_TX_L	39 41 42
		UART_45S	UART	SMC_DEBUGPRT_RX_L	39 41 42
		USB_80D	USB	USB2_EXT4_MUXED_P	39
		USB_80D	USB	USB2_EXT4_MUXED_N	39
		USB_80D	USB	USB2_EXT4_MUXED_F_P	39
		USB_80D	USB	USB2_EXT4_MUXED_F_N	39
	USB3_EXT4_RX	USB_80D	USB3_PCH_RX	USB3_EXT4_RX_P	18 39
	USB3_EXT4_RX	USB_80D	USB3_PCH_RX	USB3_EXT4_RX_N	18 39
	USB3_EXT4_TX	USB_80D	USB3_PCH_TX	USB3_EXT4_TX_P	18 39
	USB3_EXT4_TX	USB_80D	USB3_PCH_TX	USB3_EXT4_TX_N	18 39
		USB_80D	USB3_PCH_RX	USB3_EXT4_RX_F_P	39
		USB_80D	USB3_PCH_RX	USB3_EXT4_RX_F_N	39
		USB_80D	USB3_PCH_TX	USB3_EXT4_TX_F_P	39
		USB_80D	USB3_PCH_TX	USB3_EXT4_TX_F_N	39
		USB_80D	USB3_PCH_TX	USB3_EXT4_TX_C_P	39
		USB_80D	USB3_PCH_TX	USB3_EXT4_TX_C_N	39
	USB_EXTB	USB_80D	USB	USB_EXTB_P	6 24 40
	USB_EXTB	USB_80D	USB	USB_EXTB_N	6 24 40
		USB_80D	USB	USB_EXTB_EHCI_P	18 24
		USB_80D	USB	USB_EXTB_EHCI_N	18 24
		USB_80D	USB	USB_EXTB_XHCI_P	18 24
		USB_80D	USB	USB_EXTB_XHCI_N	18 24
	USB3_EXTB_RX	USB_80D	USB3_PCH_RX	USB3_EXTB_RX_P	18 40
	USB3_EXTB_RX	USB_80D	USB3_PCH_RX	USB3_EXTB_RX_N	18 40
		USB_80D	USB3_PCH_RX	USB3_EXTB_RX_RC_P	6 40
		USB_80D	USB3_PCH_RX	USB3_EXTB_RX_RC_N	6 40
		USB_80D	USB3_PCH_RX	USB3_EXTB_RX_CONN_P	18
		USB_80D	USB3_PCH_RX	USB3_EXTB_RX_CONN_N	18
	USB3_EXTB_TX	USB_80D	USB3_PCH_TX	USB3_EXTB_TX_P	18 40
	USB3_EXTB_TX	USB_80D	USB3_PCH_TX	USB3_EXTB_TX_N	18 40
		USB_80D	USB3_PCH_TX	USB3_EXTB_TX_C_P	6 40
		USB_80D	USB3_PCH_TX	USB3_EXTB_TX_C_N	6 40
	(USB_TPAD_HUB)	USB_80D	USB	USB_EXTD_XHCI_P	18 24
	(USB_TPAD_HUB)	USB_80D	USB	USB_EXTD_XHCI_N	18 24
	PCH_USB_RBIAS	PCH_USB_RBIAS		PCH_USB_RBIAS	18
	PCH_DIFFCLK_UNUSED	CLK_PCTIE_80D	CLK_PCTIE	PCTIE_CLK100M_PCH_P	16
	PCH_DIFFCLK_UNUSED	CLK_PCTIE_80D	CLK_PCTIE	PCTIE_CLK100M_PCH_N	16
	PCH_DIFFCLK_UNUSED	CLK_PCTIE_80D	CLK_PCTIE	PCH_CLK96M_DOT_P	16
	PCH_DIFFCLK_UNUSED	CLK_PCTIE_80D	CLK_PCTIE	PCH_CLK96M_DOT_N	16
	PCH_DIFFCLK_UNUSED	CLK_PCTIE_80D	CLK_PCTIE	PCH_CLK100M_SATA_P	16
	PCH_DIFFCLK_UNUSED	CLK_PCTIE_80D	CLK_PCTIE	PCH_CLK100M_SATA_N	16
		CPU_45S	CLK_PCTIE	PCH_CLK14P3M_REFCLK	16

SATA SSD


USB Hub nets

USB Camera nets

USB EXTA nets (Right USB port)











USB EXTB nets (Left USB port)

Unused USB nets









SYNC MASTER=J13 CONSTRAINTS		SYNC DATE=01/11/2012	
PAGE TITLE			
PCH Constraints 1			
	DRAWING NUMBER		SHEET
	051-9277	D	
Apple Inc.	REVISION		
	2.8.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		102 OF 109	
		SHEET	
		68 OF 73	

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	SMBUS_SMC_0_S0_SCL	SMB_45S_B_50S	SMB	SMBUS_SMC_0_S0_SCL
	SMBUS_SMC_0_S0_SDA	SMB_45S_B_50S	SMB	SMBUS_SMC_0_S0_SDA
	SMBUS_SMC_1_S0_SCL	SMB_45S_B_50S	SMB	SMBUS_SMC_1_S0_SCL
	SMBUS_SMC_1_S0_SDA	SMB_45S_B_50S	SMB	SMBUS_SMC_1_S0_SDA
	SMBUS_SMC_2_G3_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_2_G3_SCL
	SMBUS_SMC_2_G3_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_2_G3_SDA
	SMBUS_SMC_3_SCL	SMB_45S_B_50S	SMB	SMBUS_SMC_3_SCL
	SMBUS_SMC_3_SDA	SMB_45S_B_50S	SMB	SMBUS_SMC_3_SDA
	SMBUS_SMC_5_G3_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_5_G3_SCL
	SMBUS_SMC_5_G3_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_5_G3_SDA

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	SENSE_DIFFPAIR	1:1_DIFFPAIR		CHGR_CSI_P	53
	SENSE_DIFFPAIR	1:1_DIFFPAIR		CHGR_CSI_N	53
		1:1_DIFFPAIR		CHGR_CSI_R_P	53
		1:1_DIFFPAIR		CHGR_CSI_R_N	53
	SENSE_DIFFPAIR	1:1_DIFFPAIR		CHGR_CSO_P	53
	SENSE_DIFFPAIR	1:1_DIFFPAIR		CHGR_CSO_N	53
		1:1_DIFFPAIR		CHGR_CSO_R_P	53
		1:1_DIFFPAIR		CHGR_CSO_R_N	53

J11/J13 Board-Specific Spacing & Physical Constraints

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL or MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM	NO_TYPE, BGA	MM	16.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	TOP,BOTTOM	Y	=50_OHM_SE	=50_OHM_SE			
DEFAULT	ISL2,ISL11	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL3,ISL10	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL4,ISL9	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	*	N	100 MM	100 MM	10 MM	0 MM	0 MM
STANDARD	*	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT

Single-ended Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP,BOTTOM	Y	0.310 MM	0.310 MM			
27P4_OHM_SE	ISL2,ISL11	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	ISL3,ISL10	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	ISL4,ISL9	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35_OHM_SE	TOP,BOTTOM	Y	0.195 MM	0.195 MM			
35_OHM_SE	ISL2,ISL11	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL3,ISL10	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL4,ISL9	Y	0.125 MM	0.125 MM			
35_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP,BOTTOM	Y	0.170 MM	0.170 MM			
40_OHM_SE	ISL2,ISL11	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL3,ISL10	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL4,ISL9	Y	0.099 MM	0.099 MM			
40_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP,BOTTOM	Y	0.135 MM	0.135 MM			
45_OHM_SE	ISL2,ISL11	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL3,ISL10	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL4,ISL9	Y	0.080 MM	0.080 MM			
45_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP,BOTTOM	Y	0.110 MM	0.110 MM			
50_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP,BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Differential Pair Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	TOP,BOTTOM	Y	0.165 MM	0.165 MM		0.130 MM	0.130 MM
72_OHM_DIFF	ISL2,ISL11	Y	0.109 MM	0.109 MM		0.150 MM	0.150 MM
72_OHM_DIFF	ISL3,ISL10	Y	0.109 MM	0.109 MM		0.150 MM	0.150 MM
72_OHM_DIFF	ISL4,ISL9	Y	0.114 MM	0.114 MM		0.150 MM	0.150 MM
72_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	TOP,BOTTOM	Y	0.132 MM	0.132 MM		0.130 MM	0.130 MM
80_OHM_DIFF	ISL2,ISL11	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL3,ISL10	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL4,ISL9	Y	0.088 MM	0.088 MM		0.110 MM	0.110 MM
80_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Spacing Constraints


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.100 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1x_DIELECTRIC	TOP,BOTTOM	0.071 MM	?
1x_DIELECTRIC	ISL3,ISL10	0.053 MM	?
1x_DIELECTRIC	ISL4,ISL9	0.050 MM	?
1x_DIELECTRIC	*	0.090 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM

www.qdzbwx.com

SYNCH MASTER-J13 CONSTRAINTS		SYNCH DATE=01/11/2012	
PAGE TITLE			
PCB Rule Definitions			
	Apple Inc.		DRAWING NUMBER 051-9277
			SIZE D
		REVISION 2.8.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 109 OF 109	
		SHEET 73 OF 73	