



8		7		6		5		4		3		2		1									
1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.												REV		ECN		DESCRIPTION OF REVISION		CK APPD		DATE			
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.																				2009-05-19			
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.																							
SCHEM, "BLACK PEARL" ,MLB																							
12/18/10																							
D																							
C																							
B																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							
A																							







www.laptop-schematics.com


www.laptop-schematics.com

www.laptop-schematics.com

SYNC MASTER=K17 MLB

SYNC DATE=04/26/2010

Revision History

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

REVISION

BRANCH

PAGE

SHEET

SIZE

D

4 OF 132

4 OF 105








[illegible]






PAGE TITLE		PAGE NUMBER	
Signal Aliases		PAGE 9 OF 132	
Apple Inc.		PAGE 8 OF 105	
NOTICE OF PROPRIETARY PROPERTY:		PAGE 8 OF 105	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE 8 OF 105	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE 8 OF 105	
I NOT TO REPRODUCE OR COPY IT		PAGE 8 OF 105	
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE 8 OF 105	
I ALL RIGHTS RESERVED		PAGE 8 OF 105	



















VAXG DECOUPLING

Intel recommendation: 2x 470uF 4mOhm, 2x 470uF 4mOhm (NOSTUFF), 6x 22uF 0805, 2x 22uF 0805 (NOSTUFF), 6x 10uF 0603, 2x 10uF 0603 (NOSTUFF), 9x 1uF 0402, 9x 1uF 0402 (NOSTUFF)  
Apple Implementation: 2x 470uF 4mOhm, 1x 470uF 4mOhm (NOSTUFF), 6x 22uF 0603, 2x 22uF 0603 (NOSTUFF), 6x 10uF 0402, 2x 10uF 0402 (NOSTUFF), 9x 1uF 0402, 9x 1uF 0402 (NOSTUFF)


PLACEMENT\_NOTE (C1700-C1708):  
Place on bottom side of U1000




PLACEMENT\_NOTE (C1718-C1723):  
Place close to U1000 on bottom side



PLACEMENT\_NOTE (C1726-C1731):  
Place near inductors on bottom side.




PLACEMENT\_NOTE (C1734-C1735):  
Place near inductors on bottom side.




CPU VDDQ/VCCDQ DECOUPLING

Intel recommendation: 1x 330uF, 8x 10uF 0603, 10x 1uF 0402  
Apple Implementation: 1x 330uF, 8x 10uF 0603, 10x 1uF 0402


PLACEMENT\_NOTE (C1738-C1747):  
Place on bottom side of U1000




Place close to U1000 on bottom side



Place near inductors on bottom side





Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402




CPU VCCSA DECOUPLING

Intel recommendation: 1x 330uF, 5x 10uF 0603, 5x 1uF 0402  
Apple Implementation: 1x 330uF, 5x 10uF 0603, 5x 1uF 0402

PLACEMENT\_NOTE (C1758-C1762):





SYNC MASTER=K91 MLB SYNC DATE=07/21/2010

PAGE TITLE		
CPU DECOUPLING-II		
 Apple Inc.	DRAWING NUMBER	SIZE
	REVISION	D
	BRANCH	
	PAGE	17 OF 132
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 15 OF 105

















D

C

B



A

D


C


B

A




PAGE TITLE		SYNC MASTER=K92 YUN		SYNC DATE=05/20/2010	
PCH GROUNDS				DRAWING NUMBER	SIZE
Apple Inc.				REVISION	D
NOTICE OF PROPRIETARY PROPERTY:				BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:				PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE				23 OF 132	
II NOT TO REPRODUCE OR COPY IT				SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				21 OF 105	
IV ALL RIGHTS RESERVED					









BOM GROUP		BOM OPTIONS	
HUB1_ALLREM		HUB1_NONREM1_0, HUB1_NONREM0_0	
HUB1_1NONREM		HUB1_NONREM1_0, HUB1_NONREM0_1	
HUB1_2NONREM		HUB1_NONREM1_1, HUB1_NONREM0_0	
HUB1_3NONREM		HUB1_NONREM1_1, HUB1_NONREM0_1	
HUB2_ALLREM		HUB2_NONREM1_0, HUB2_NONREM0_0	
HUB2_1NONREM		HUB2_NONREM1_0, HUB2_NONREM0_1	
HUB2_2NONREM		HUB2_NONREM1_1, HUB2_NONREM0_0	
HUB2_3NONREM		HUB2_NONREM1_1, HUB2_NONREM0_1	

NON_REM1	NON_REM0	DESCRIPTION
0	0	All ports are removable
0	1	Port 1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port 1, 2, and 3 are non removable

BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0720	2	SMSC USB2514	U2600, U2650	CRITICAL	USBHUB_2514
338S0824	2	SMSC USB2514B	U2600, U2650	CRITICAL	USBHUB_2514B
338S0721	2	SMSC USX2061	U2600, U2650	CRITICAL	USBHUB_2061

T29 unused USB port, only has pull up

IR Receiver

External B

External C

Bluetooth

Trackpad/Keyboard

External A

SD Card/Express Card

SYNC MASTER=K92 BEN SYNC DATE=06/29/2010

PAGE TITLE

USB HUBS

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

REVISION

BRANCH

PAGE

SHEET


SIZE

D


26 OF 132

24 OF 105


PCH Reset Button



Ethernet WAKE# Isolation




ENET\_MEDIA\_SENSE ISOLATION CIRCUIT




Platform Reset Connections

Unbuffered




Buffered

Note: Based on K91/K92 layout, ENET,AP and BKLT are moved to Buffered reset.




Buffered CPU reset




System RTC Power Source & 32kHz / 25MHz Clock Generator

VDDIO\_25M\_A: SB power rail for XTAL circuit.  
VDDIO\_25M\_B: Ethernet power rail for XTAL circuit.  
VDDIO\_25M\_C: T29 power rail for XTAL circuit.  
NOTE: VDD\_25M must be powered if any VDDIO\_25M\_x is powered.



SYNC MASTER=K91 MLB		SYNC DATE=06/29/2010	
PAGE TITLE		Chipset Support	
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	28 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	25 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





# Page Notes

Power aliases required by this page:

- =PP1V5\_S0\_MEM\_A
- =PP1V5\_S0\_MEM\_A
- =PP0V75\_S0\_MEM\_VTT\_A
- =PPSPD\_S0\_MEM\_A (2.5 - 3.3V)

Signal aliases required by this page:

- =I2C\_S0DIMM\_SCL
- =I2C\_S0DIMM\_SDA

BOM options provided by this page:

(NONE)

## DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)

72 67 29 28 7 PP1V5 S3

PLACE\_NEAR=J2900.75:2.54mm

PLACE\_NEAR=J2900.75:2.54mm

PLACE\_NEAR=J2900.75:2.54mm

PLACE\_NEAR=J2900.75:2.54mm

PLACE\_NEAR=J2900.75:2.54mm

PLACE\_NEAR=J2900.75:2.54mm

PLACE\_NEAR=J2900.75:2.54mm

PLACE\_NEAR=J2900.75:2.54mm

PLACE\_NEAR=J2900.75:2.54mm

PLACE\_NEAR=J2900.75:2.54mm

J2900

F-RT-THB

(SYMBOL 2 OF 2)

DDR3-SODIMM-DUAL-K6

(SYMBOL 1 OF 2)

CRITICAL

J2900

F-RT-THB


(SYMBOL 1 OF 2)

DDR3-SODIMM-DUAL-K6

(SYMBOL 1 OF 2)

516-0229

"Factory" (top) slot

SYNC MASTER=K92 YUN		SYNC DATE=06/14/2010	
PAGE TITLE			
DDR3 SO-DIMM Connector A			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	29 OF 132
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	26 OF 105
IV ALL RIGHTS RESERVED			

8	7	6	5	4	3	2	1
D	CPU CHANNEL A DQS 0 -> DIMM A DQS 0		CPU CHANNEL B DQS 0 -> DIMM B DQS 0				
	93 27 26 11	MEM A DQS N<0>	11 26 27 93 93 28 27 11	MEM B DQS N<0>	11 27 28 93		
	93 11	MEM A DQS P<0>	26	93 28 27 11	MEM B DQS P<0>	11 27 28 93	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
	93 11	MEM A DQ<7>	26	93 11	MEM B DQ<7>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
	93 11	MEM A DQ<6>	26	93 11	MEM B DQ<6>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
	93 11	MEM A DQ<5>	26	93 11	MEM B DQ<5>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
C	CPU CHANNEL A DQS 1 -> DIMM A DQS 1		CPU CHANNEL B DQS 1 -> DIMM B DQS 1				
	93 11	MEM A DQS N<1>	26	93 11	MEM B DQS N<1>	28	
	93 11	MEM A DQS P<1>	26	93 11	MEM B DQS P<1>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
	93 11	MEM A DQ<15>	26	93 11	MEM B DQ<15>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
	93 11	MEM A DQ<14>	26	93 11	MEM B DQ<14>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
	93 11	MEM A DQ<13>	26	93 11	MEM B DQ<13>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
B	CPU CHANNEL A DQS 2 -> DIMM A DQS 2		CPU CHANNEL B DQS 2 -> DIMM B DQS 2				
	93 11	MEM A DQS N<2>	26	93 11	MEM B DQS N<2>	28	
	93 11	MEM A DQS P<2>	26	93 11	MEM B DQS P<2>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
	93 11	MEM A DQ<23>	26	93 11	MEM B DQ<23>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
	93 11	MEM A DQ<22>	26	93 11	MEM B DQ<22>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
	93 11	MEM A DQ<21>	26	93 11	MEM B DQ<21>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
A	CPU CHANNEL A DQS 3 -> DIMM A DQS 3		CPU CHANNEL B DQS 3 -> DIMM B DQS 3				
	93 11	MEM A DQS N<3>	26	93 11	MEM B DQS N<3>	28	
	93 11	MEM A DQS P<3>	26	93 11	MEM B DQS P<3>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
	93 11	MEM A DQ<31>	26	93 11	MEM B DQ<31>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
	93 11	MEM A DQ<30>	26	93 11	MEM B DQ<30>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
	93 11	MEM A DQ<29>	26	93 11	MEM B DQ<29>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
... (Rows 11-26) ...							
... (Rows 27-42) ...							
... (Rows 43-58) ...							
... (Rows 59-74) ...							
... (Rows 75-90) ...							
... (Rows 91-106) ...							
... (Rows 107-122) ...							
... (Rows 123-138) ...							
... (Rows 139-154) ...							
... (Rows 155-170) ...							
... (Rows 171-186) ...							
... (Rows 187-202) ...							
... (Rows 203-218) ...							
... (Rows 219-234) ...							
... (Rows 235-250) ...							
... (Rows 251-266) ...							
... (Rows 267-282) ...							
... (Rows 283-298) ...							
... (Rows 299-314) ...							
... (Rows 315-330) ...							
... (Rows 331-346) ...							
... (Rows 347-362) ...							
... (Rows 363-378) ...							
... (Rows 379-394) ...							
... (Rows 395-410) ...							
... (Rows 411-426) ...							
... (Rows 427-442) ...							
... (Rows 443-458) ...							
... (Rows 459-474) ...							
... (Rows 475-490) ...							
... (Rows 491-506) ...							
... (Rows 507-522) ...							
... (Rows 523-538) ...							
... (Rows 539-554) ...							
... (Rows 555-570) ...							
... (Rows 571-586) ...							
... (Rows 587-602) ...							
... (Rows 603-618) ...							
... (Rows 619-634) ...							
... (Rows 635-650) ...							
... (Rows 651-666) ...							
... (Rows 667-682) ...							
... (Rows 683-698) ...							
... (Rows 699-714) ...							
... (Rows 715-730) ...							
... (Rows 731-746) ...							
... (Rows 747-762) ...							
... (Rows 763-778) ...							
... (Rows 779-794) ...							
... (Rows 795-810) ...							
... (Rows 811-826) ...							
... (Rows 827-842) ...							
... (Rows 843-858) ...							
... (Rows 859-874) ...							
... (Rows 875-890) ...							
... (Rows 891-906) ...							
... (Rows 907-922) ...							
... (Rows 923-938) ...							
... (Rows 939-954) ...							
... (Rows 955-970) ...							
... (Rows 971-986) ...							
... (Rows 987-1002) ...							

# Page Notes

Power aliases required by this page:

- =PP1V5\_S0\_MEM\_B  
- =PP1V5\_S3\_MEM\_B  
- =PP0V75\_S0\_MEM\_VTT\_B  
- =PPSPD\_S0\_MEM\_B (2.5 - 3.3V)

Signal aliases required by this page:

- =I2C\_S0DIMM\_SCL  
- =I2C\_S0DIMM\_SDA

BOM options provided by this page:

(NONE)

## DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)

72 67 29 26 7 PP1V5\_S3

PLACE\_NEAR=J3100.75:2.54mm

PLACE\_NEAR=J3100.75:2.54mm

PLACE\_NEAR=J3100.75:2.54mm PLACE\_NEAR=J3100.75:2.54mm PLACE\_NEAR=J3100.75:2.54mm PLACE\_NEAR=J3100.75:2.54mm PLACE\_NEAR=J3100.75:2.54mm PLACE\_NEAR=J3100.75:2.54mm PLACE\_NEAR=J3100.75:2.54mm PLACE\_NEAR=J3100.75:2.54mm PLACE\_NEAR=J3100.75:2.54mm PLACE\_NEAR=J3100.75:2.54mm PLACE\_NEAR=J3100.75:2.54mm PLACE\_NEAR=J3100.75:2.54mm

PLACE\_NEAR=J3100.75:2.54mm

PLACE\_NEAR=J3100.75:2.54mm

30 9 PP0V75\_S3 MEM VREFDQ\_B

PLACE\_NEAR=J3100.75:2.54mm

CRITICAL

J3100

F-RT-BGA6

DDR3-SODIMM (1 OF 2)

DDR3-SODIMM (2 OF 2)

DDR3-SODIMM (3 OF 2)

DDR3-SODIMM (4 OF 2)

DDR3-SODIMM (5 OF 2)

DDR3-SODIMM (6 OF 2)

DDR3-SODIMM (7 OF 2)

DDR3-SODIMM (8 OF 2)

DDR3-SODIMM (9 OF 2)

DDR3-SODIMM (10 OF 2)

DDR3-SODIMM (11 OF 2)

DDR3-SODIMM (12 OF 2)

DDR3-SODIMM (13 OF 2)

DDR3-SODIMM (14 OF 2)

DDR3-SODIMM (15 OF 2)

DDR3-SODIMM (16 OF 2)

DDR3-SODIMM (17 OF 2)

DDR3-SODIMM (18 OF 2)

DDR3-SODIMM (19 OF 2)

DDR3-SODIMM (20 OF 2)

DDR3-SODIMM (21 OF 2)

DDR3-SODIMM (22 OF 2)

DDR3-SODIMM (23 OF 2)

DDR3-SODIMM (24 OF 2)

DDR3-SODIMM (25 OF 2)

DDR3-SODIMM (26 OF 2)

DDR3-SODIMM (27 OF 2)

DDR3-SODIMM (28 OF 2)

DDR3-SODIMM (29 OF 2)

DDR3-SODIMM (30 OF 2)

DDR3-SODIMM (31 OF 2)

DDR3-SODIMM (32 OF 2)

DDR3-SODIMM (33 OF 2)

DDR3-SODIMM (34 OF 2)

DDR3-SODIMM (35 OF 2)

DDR3-SODIMM (36 OF 2)

DDR3-SODIMM (37 OF 2)

DDR3-SODIMM (38 OF 2)

DDR3-SODIMM (39 OF 2)

DDR3-SODIMM (40 OF 2)

DDR3-SODIMM (41 OF 2)

DDR3-SODIMM (42 OF 2)

DDR3-SODIMM (43 OF 2)

DDR3-SODIMM (44 OF 2)

DDR3-SODIMM (45 OF 2)

DDR3-SODIMM (46 OF 2)

DDR3-SODIMM (47 OF 2)

DDR3-SODIMM (48 OF 2)

DDR3-SODIMM (49 OF 2)

DDR3-SODIMM (50 OF 2)

DDR3-SODIMM (51 OF 2)

DDR3-SODIMM (52 OF 2)

DDR3-SODIMM (53 OF 2)

DDR3-SODIMM (54 OF 2)

DDR3-SODIMM (55 OF 2)

DDR3-SODIMM (56 OF 2)

DDR3-SODIMM (57 OF 2)

DDR3-SODIMM (58 OF 2)

DDR3-SODIMM (59 OF 2)

DDR3-SODIMM (60 OF 2)

DDR3-SODIMM (61 OF 2)

DDR3-SODIMM (62 OF 2)

DDR3-SODIMM (63 OF 2)

DDR3-SODIMM (64 OF 2)

"Expansion" (bottom) slot

SYNC MASTER=K92_YUN		SYNC DATE=06/14/2010	
PAGE TITLE			
DDR3 SO-DIMM Connector B			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	31 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	28 OF 105
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM\_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE\_CPU\_MEM\_L GPIO state during S3->S0 transitions determines behavior of signals.

WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM\_RESET\_L not isolated.


WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM\_RESET\_L isolated.

P1V5CPU\_EN = (ISOLATE\_CPU\_MEM\_L + PM\_SLP\_S3\_L) \* PM\_SLP\_S4\_L

MEMVTT\_EN = (ISOLATE\_CPU\_MEM\_L + PLT\_RST\_L) \* PM\_SLP\_S3\_L


MEM\_RESET\_L = !ISOLATE\_CPU\_MEM\_L + CPU\_MEM\_RESET\_L

1V5 S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3



Step	ISOLATE_CPU_MEM_L	PLT_RST_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
1	1	0	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
4	0	0	1	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	7	1	1	1	1	CPU_MEM_RESET_L	1	1

(\*) CPU\_MEM\_RESET\_L asserts due to loss of PM\_MEM\_PWRGD, must wait for software to clear before deasserting ISOLATE\_CPU\_MEM\_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE\_CPU\_MEM\_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM\_RESET\_L will not properly assert. Software must deassert ISOLATE\_CPU\_MEM\_L and then generate a valid reset cycle on CPU\_MEM\_RESET\_L.

SYNC MASTER=K17\_MLB

SYNC DATE=04/26/2010

CPU Memory S3 Support

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

REVISION

BRANCH

PAGE

SHEET


SIZE

D

32 OF 132

29 OF 105





Page Notes

- Power aliases required by this page:
- =PP3V3\_S3\_VREFMRGN
  - =PPVTT\_S3\_DDR\_BUF
- Signal aliases required by this page:
- =I2C\_VREFDACS\_SCL
  - =I2C\_VREFDACS\_SDA
  - =I2C\_PCA9557D\_SCL
  - =I2C\_PCA9557D\_SDA
- BOM options provided by this page:
- VREFMRGN - Stuffs VREF Margining Circuitry.
  - VREFMRGN\_NOT - Bypasses VREF Margining Circuitry.

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% Vref)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value		0.75V (DAC: 0x3A)			1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)			1.000V - 2.000V (+/- 500mV)	1.056V - 1.442V (+/- 180mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)			0.000V - 3.000V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
Vref current:		+3.4mA - -3.4mA (- = sourced)			+61uA - -61uA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:		7.69mV / step @ output			8.59mV / step @ output	1.51mV / step @ output

SYNC MASTER=K91 YUN

SYNC DATE=08/26/2010

FSB/DDR3/FRAMEBUF Vref Margining

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

33 OF 132

SIZE


30 OF 105




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0002	4	RES, 008M, 0201	L3470,L3471,L3473,L3474		


3V S3 WLAN FET	
MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	20-30 MOHM @2.5V
LOADING	1 A (EDP)

Supervisor & CLKFREG # Isolation  
Delay = 60 ms +/- 20%

SYNC MASTER=K91 MLB		SYNC DATE=10/21/2010	
PAGE TITLE			
X19/ALS/CAMERA CONNECTOR			
 Apple Inc.		DRAWING NUMBER	8142
			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	34 OF 132
		SHEET	31 OF 105







D

C

B

A

D

C

B


A

8 7 6 5 4 3 2 1

35 7 PP1V05 T29  
2100 mA (Single Port)  
2250 mA (Dual Port)  
EDP: 3000 mA

PP3V3 T29 7 16 19 25 33 35 88  
135 mA (Single-Port)  
152 mA (Dual-Port)  
EDP: 200 mA

0-ohms are placeholders for now, replace with proper values after characterization.



8 7 6 5 4 3 2 1

## D

C

B

A




## D



B

D

A



BCM57765 ENET SR pins are internal 1.2V switching regulator. See note for SR\_DISABLE below.  
If disabled: Okay to float VDD, VDDP & LX pin. VFB must always connect to =PP1V2\_S3\_ENET\_PHY.  
If enabled: VDD/VDDP connect to =PP3V3\_S3\_ENET\_PHY (add bypassing), LX connects to inductor.  
Special Star routing needed on these pins. Decoupling on Pg 37.

PP1V2 ENET  
???mA (1000base-T, Caesar V)

LR\_OUT/GPIO1 is used as a 3.3V/1.8V internal LDO out for the card reader on-chip I/O.  
Connect only to U3900 pin 20.

No MS (Memory Stick) Insert feature needed.  
Control signal to light LED or control SD bus power.  
TP\_SDCONN\_WP

SR\_DISABLE must be pulled down to use internal SR. IPD has a race condition.

### PHY Non-Volatile Memory

ROM contains MAC address, PCIe config info as well as code for Bonjour proxy. Required for proper PHY operation.  
(Required ROM size TBD)

NOTE: Pull-down on SO plus internal pull-ups on other 3 SPI pins configures ENET for the Atmel AT45DB011D (1Mbit) ROM. If a different ROM is used then the straps must change.  
NOTE: ENETM requires SI pull-down instead of SO.

SYNC MASTER=K92.ERIC		SYNC DATE=10/19/2010	
ETHERNET PHY (CAESAR IV)			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	39 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	36 OF 105
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





Page Notes


Power aliases required by this page:  
(NONE)

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)



SYNC MASTER=K92.ERIC		SYNC DATE=08/24/2010	
PAGE TITLE			
Ethernet Connector			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			40 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			37 OF 105
IV ALL RIGHTS RESERVED			



## D

C

B

A

## D



## B




## 8


## A

---


1394b implementation based on Apple  
FireWire Design Guide (FWDG 0.6, 5/

SYNC MASTER-K91 MLB		SYNC DATE=07/22/2010	
PAGE TITLE			
FireWire Connector			
 Apple Inc.		DRAWING NUMBER	SIZE D
		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 43 OF 132	
		SHEET 40 OF 105	






### USB Port Power Switch




Current limit per port (R4600): 2.18A min / 2.63A max

### USB/SMC Debug Mux




### Left USB Port A



We can add protection to 5V if we want, but leaving NC for now  
Place L4605 and L4615 at connector pin

### Left USB Port B



SYNC MASTER=K92.ERIC		SYNC DATE=08/24/2010	
PAGE TITLE		External USB Connectors	
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	46 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	42 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

C

B


A


D

C

B

A




SYNC MASTER=K92 ERIC		SYNC DATE=07/22/2010	
PAGE TITLE			
PROJECT SPECIFIC CONNS			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	47 OF 132
		SHEET	43 OF 105





A



SYNC MASTER=K91 BEN		SYNC DATE=07/12/2010	
PAGE TITLE			
SMC			
 Apple Inc.		DRAWING NUMBER	
		SIZE D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	
		49 OF 132	
		SHEET	
		45 OF 105	


8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



## C





## A



USCLK R 1 22 2 SMC CLK32K 45


PLACE NEAR=U1800.N14:5.1mm




104 73 64 63 53 48 46 45 44 42 25 7 6  
PP3V42\_G3H  
104 87 73 70 69 68 65 54 52 41 22 8 7 6  
PP5V\_S0

CRITICAL  
LPCPLUS:YES  
J5100  
55909-0374  
M-57-SH

31 32





www.laptop-schematics.com
















SYNC MASTER=K92 DINESH		SYNC DATE=09/24/2010	
PAGE TITLE			
Thermal Sensors			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	55 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	51 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			






- USB INTERFACES TO MLB
- SPI HOST TO Z2
- TRACKPAD PICK BUTTONS
- KEYBOARD SCANNER



## BUTTON DISABLE



IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TMPL02	V+	10UA 80UA	2.55 KOHM	0.0255 V 0.204 V	0.255E-6 16.32E-6
3V3 LDO	VDD VOUT	60MA (MAX) 60MA (MAX)	10 OHM 0.2 OHM	0.6 V 0.012 V	36E-3 0.72E-3
PSOC	VDD	8MA (TYP) 14MA (MAX)	1.5 OHM	0.012 V 0.021 V	96E-6 294E-6
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6

74 53 46 7 6  
73 64 63 53 48 47 46 45 44 25 7 6  
101

PP3V3 S4  
PP3V42 G3H

NCX 32  
30  
29  
28  
27  
26  
25  
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
10  
9  
8  
7  
6  
5  
4  
3  
2  
1  
NCX 31

WS KBD1  
WS KBD2  
WS KBD3  
WS KBD4  
WS KBD5  
WS KBD6  
WS KBD7  
WS KBD8  
WS KBD9  
WS KBD10  
WS KBD11  
WS KBD12  
WS KBD13  
WS KBD14  
WS KBD15 CAP  
WS KBD16 NUM  
WS KBD17  
WS KBD18  
WS KBD19  
WS KBD20  
WS KBD21  
WS KBD22  
WS KBD23  
WS KBD ONOFF L  
WS LEFT SHIFT KBD  
WS LEFT OPTION KBD  
WS CONTROL KBD

R5714  
470  
1 2  
1/16W  
MF-LF  
402

KBD15 C

R5715  
10K  
1 2  
1/16W  
MF-LF  
402

KBD16N

R5710  
1K  
1 2  
1/16W  
MF-LF  
402


NOFF L

C5710  
0.1UF  
208  
10V  
CERN  
402

NOTE-HDRM J5713


F-RT-SM  
FF14-30A-R11B-B-3H  
J5713  
CRITICAL  
518S0637

Left shift, option & control keys combined with power button cause SMC RESET# assertion. Keys ANDed with PSOC power to isolate when PSOC is not powered.




# BOOSTER +18.5VDC FOR SENSORS


- BOOSTER DESIGN CONSIDERATION:
- POWER CONSUMPTION
  - DROOP LINE REGULATION
  - RIPPLE TO MEET ERS
  - 100-300 KHZ CLEAN SPECTRUM
  - STARTUP TIME LESS THAN 2MS
  - R5812,R5813,C5818 MODIFIED





## Keyboard Backlight Driver & Detection



## Keyboard Backlight Connector











AUDIO CODEC  
APPLE P/N 353S3199




DIFF FSINPUT= 2.45VRMS  
SE FSINPUT= 1.22VRMS  
DAC1 FSOUTPUT= 1.34VRMS  
DAC2/3 FSOUTPUTDIFF= 2.67VRMS  
DAC2/3 FSOUTPUTSE= 1.34VRMS

AUDIO 4.5V REGULATOR  
APPLE P/N 353S2234





PAGE TITLE		PAGE TITLE	
AUDIO:CODEC		AUDIO:CODEC	
Apple Inc.		Apple Inc.	
NOTICE OF PROPRIETARY PROPERTY:		NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT		II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED		IV ALL RIGHTS RESERVED	
DRAWING NUMBER		DRAWING NUMBER	
62 OF 132		62 OF 132	
SHEET		SHEET	
57 OF 105		57 OF 105	




CODEC\_Nom\_SE\_RIN = 20K OHMS  
FC = 5 HZ Max  
VIN = 2VRMS CODEC VIN = 1.14 VRMS  
NET\_RIN = 18K OHMS

SE-TO-DIFF CONVERTER


SYNC_MASTER=K92_AUDIO		SYNC_DATE=06/16/2010	
PAGE TITLE			
AUDIO: LINE IN			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	
		PAGE	63 OF 132
		SHEET	58 OF 105






AUDIO JACK 1 LO/HP JACK, SPDIF TX

MIC CONNECTORS: single anlg mic + 1 dig mic



AUDIO JACK 2 LINE IN JACK, SPDIF RX




SYNC MASTER=K92 KAVITHA		SYNC DATE=11/02/2010	
PAGE TITLE		AUDIO: JACKS	
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	67 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	61 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			






MagSafe DC Power Jack




3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC VRef generator





BATTERY CONNECTOR




BIL Connector




SYNC MASTER=K92 CHANG		SYNC DATE=06/28/2010	
PAGE TITLE			
DC-In & Battery Connectors			
 Apple Inc.	DRAWING NUMBER	SIZE	
	REVISION		
	BRANCH		
	PAGE	69 OF 132	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
SHEET		63 OF 105	









SYNC MASTER=K92. ERIC		SYNC DATE=08/30/2010	
PAGE TITLE			
5V / 3.3V Power Supply			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			72 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			66 OF 105
IV ALL RIGHTS RESERVED			




www.laptop-schematics.com




www.laptop-schematics.com


SYNC MASTER=K91 CHANG		SYNC DATE=07/21/2010	
PAGE TITLE			
1.5V DDR3 Supply			
 Apple Inc.	DRAWING NUMBER		SIZE
	REVISION		D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		73 OF 132	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		67 OF 105	






CPU VCCIO (1.05V S0) Regulator



SYNC MASTER=K92 ERIC		SYNC DATE=09/23/2010	
PAGE TITLE			
CPU VCCIO (1.05V) Power Supply			
 Apple Inc.	DRAWING NUMBER	SIZE	
	REVISION	D	
	BRANCH		
	PAGE	76 OF 132	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		SHEET	
		70 OF 105	



1.8V S0 Regulator

Vout = 1.794V  
Max Current = 4A  
Freq = 1 MHz

1.05V S5 LDO

Cougar Point-M requires JTAG pull-ups to be powered at 1.05V in S5. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.

1.5V S0 Regulator

Vout = 1.508V  
Max Current = 0.8A  
Freq = 1.6MHz


CAESAR IV 1.2V INT.VR CMPTS

1.2V S0 (GMUX) Regulator

Vout = 1.2V  
MAX CURRENT = 0.7A  
FREQ = 1MHz

PAGE TITLE		SYNC DATE=07/21/2010	
Misc Power Supplies		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	77 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	71 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





U7880 default Turn on delay EN--> on is 200-650us.

SYNC MASTER=K91 MLB

SYNC DATE=10/18/2010

Power FETs

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER


78 OF 132

REVISION

72 OF 105



State	SMC_PM_G2_ENABLE	PM_SLP_S5_L	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1	1
Sleep (S3)	1	1	0	0
Deep Sleep (S4)	1	1	0	0
Deep Sleep (S5)	1	0	0	0
Battery Off (G3Hot)	0	0	0	0



Page Notes

Power aliases required by this page:


- =PP1V2\_GPU\_PEX\_PL1XVDD
- =PP1V2\_GPU\_PEX\_IOVDDQ
- =PP1V2\_GPU\_PEX\_IOVDD

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)



Page Notes

Power aliases required by this page:

-

PPVCORE\_GPU

-

PP1V5R1V35\_GPU\_FB\_ISNS

-

PP1V8\_GPU\_VDD\_CT

-

PP1V0\_GPU\_PLL

-

PP3V3\_GPU\_VDDCR4

-

PP1V8\_GPU\_MEM\_PLL

-

PP1V8\_GPU\_PCIE\_VDDCR

-

PP1V8\_GPU\_PCIE\_VDDCR

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

SYNC MASTER=K92\_BEN

SYNC DATE=06/03/2010

Whistler CORE/FB POWER

Apple Inc.

Apple logo

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

SIZE

REVISION

BRANCH


PAGE

SHEET


81 OF 132

75 OF 105









Power aliases required by this page:  
- PP1V5R1V35\_S0\_FB\_VDD


Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

U8400  
32MX32-1.25GHZ-MFL  
BGA  
H5GQ1H24AFR-T2C  
(1 OF 2)  
OMIT

U8450  
32MX32-1.25GHZ-MFL  
BGA  
H5GQ1H24AFR-T2C  
(1 OF 2)  
OMIT


PAGE TITLE		PAGE NUMBER	
GDDR5 Frame Buffer A		84 OF 132	
Apple Inc.		77 OF 105	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		DRAWING NUMBER REVISION BRANCH PAGE SHEET	




Power aliases required by this page:  
- PP1V5R1V35\_GPU\_FB\_VDD

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

SYNC MASTER=K91 YUN		SYNC DATE=08/23/2010	
PAGE TITLE			
GDDR5 Frame Buffer B			
 Apple Inc.		DRAWING NUMBER	
		SIZE	
		D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	
		85 OF 132	
		SHEET	
		78 OF 105	



Power aliases required by this page:

- =PP3V3\_GPU\_I2C
- =PP1V8\_GPU\_VREFG
- =PP1V8\_GPU\_DPLL
- =PP1V0\_GPU\_DPLL
- =PP1V0\_GPU\_TS

Signal aliases required by this page:

(NONE)

ROM options provided by this page:

(NONE)

NOTE:


AMD STRAPS FOR IDENTIFYING VRAM VENDOR & SIZE FOR WHISTLER

K92 Samsung 1G - NOSTUFF R8613, NOSTUFF R8612, STUFF R8611

K92 Hynix 1G - STUFF R8613, NOSTUFF R8612, STUFF R8611







Page Notes	
Power aliases required by this page:	
-	PP1V8_GPU_DP_AB
-	PP1V8_GPU_DP_CD
-	PP1V8_GPU_DP_EF
-	PP1V0_GPU_DP_AB
-	PP1V0_GPU_DP_CD
-	PP1V0_GPU_DP_EF
Signal aliases required by this page:	
(NONE)	
BOM options provided by this page:	
(NONE)	

AB39	PCIE_VSS_AB39	GND_A3	A3
E39	PCIE_VSS_E39	GND_A37	A37
F34	PCIE_VSS_F34	GND_AA2	AA2
F39	PCIE_VSS_F39	GND_AA6	AA6
G33	PCIE_VSS_G33	GND_AA16	AA16
G34	PCIE_VSS_G34	GND_AA18	AA18
H31	PCIE_VSS_H31	GND_AA21	AA21
H34	PCIE_VSS_H34	GND_AA23	AA23
H39	PCIE_VSS_H39	GND_AA26	AA26
J31	PCIE_VSS_J31	GND_AA28	AA28
J34	PCIE_VSS_J34	GND_AB12	AB12
K31	PCIE_VSS_K31	GND_AB15	AB15
K34	PCIE_VSS_K34	GND_AB17	AB17
K39	PCIE_VSS_K39	GND_AB20	AB20
L31	PCIE_VSS_L31	GND_AB22	AB22
L34	PCIE_VSS_L34	GND_AB24	AB24
M34	PCIE_VSS_M34	GND_AB27	AB27
M39	PCIE_VSS_M39	GND_AC2	AC2
N31	PCIE_VSS_N31	GND_AC6	AC6
N34	PCIE_VSS_N34	GND_AC11	AC11
P31	PCIE_VSS_P31	GND_AC13	AC13
P34	PCIE_VSS_P34	GND_AC16	AC16
P39	PCIE_VSS_P39	GND_AC18	AC18
R34	PCIE_VSS_R34	GND_AC21	AC21
T31	PCIE_VSS_T31	GND_AC23	AC23
T34	PCIE_VSS_T34	GND_AC26	AC26
T39	PCIE_VSS_T39	GND_AC28	AC28
U31	PCIE_VSS_U31	GND_AD9	AD9
U34	PCIE_VSS_U34	GND_AD15	AD15
V34	PCIE_VSS_V34	GND_AD17	AD17
V39	PCIE_VSS_V39	GND_AD20	AD20
W31	PCIE_VSS_W31	GND_AD22	AD22
W34	PCIE_VSS_W34	GND_AD24	AD24
Y34	PCIE_VSS_Y34	GND_AD27	AD27
Y39	PCIE_VSS_Y39	GND_AE2	AE2
A39	VSS_MECH_A39	GND_AE6	AE6
AW1	VSS_MECH_AW1	GND_AF10	AF10
AW39	VSS_MECH_AW39	GND_AF16	AF16
		GND_AF18	AF18

AF21	GND_AF21	U8000	GND_F31	F31
AG2	GND_AG2	(9 OF 9)	GND_F33	F33
AG6	GND_AG6	WHISTLER	GND_G2	G2
AG9	GND_AG9	40NM-ES	GND_G6	G6
AG17	GND_AG17	OMIT	GND_H9	H9
AG20	GND_AG20		GND_J2	J2
AG22	GND_AG22		GND_J6	J6
AH21	GND_AH21		GND_J8	J8
AJ2	GND_AJ2		GND_J27	J27
AJ6	GND_AJ6		GND_K7	K7
AJ10	GND_AJ10		GND_K14	K14
AJ11	GND_AJ11		GND_L2	L2
AJ28	GND_AJ28		GND_L6	L6
AK7	GND_AK7		GND_L11	L11
AK11	GND_AK11		GND_L17	L17
AK31	GND_AK31		GND_L22	L22
AL2	GND_AL2		GND_L24	L24
AL6	GND_AL6		GND_M17	M17
AL8	GND_AL8		GND_M22	M22
AL11	GND_AL11		GND_M24	M24
AL14	GND_AL14		GND_N2	N2
AL17	GND_AL17		GND_N6	N6
AL20	GND_AL20		GND_N16	N16
AL23	GND_AL23		GND_N18	N18
AL26	GND_AL26		GND_N21	N21
AL32	GND_AL32		GND_N23	N23
AM9	GND_AM9		GND_N26	N26
AM11	GND_AM11		GND_R2	R2
AM31	GND_AM31		GND_R6	R6
AN2	GND_AN2		GND_R15	R15
AN6	GND_AN6		GND_R17	R17
AN8	GND_AN8		GND_R20	R20
AN11	GND_AN11		GND_R22	R22
AN30	GND_AN30		GND_R24	R24
AP7	GND_AP7		GND_R27	R27
AP9	GND_AP9		GND_T11	T11
AP11	GND_AP11		GND_T13	T13
AR5	GND_AR5		GND_T16	T16
B7	GND_B7		GND_T18	T18
B9	GND_B9		GND_T21	T21
B11	GND_B11		GND_T23	T23
B13	GND_B13		GND_T26	T26
B15	GND_B15		GND_U2	U2
B17	GND_B17		GND_U6	U6
B19	GND_B19		NC/GND	U13
B21	GND_B21		GND_U15	U15
B23	GND_B23		GND_U17	U17
B25	GND_B25		GND_U20	U20
B27	GND_B27		GND_U22	U22
B29	GND_B29		GND_U24	U24
B31	GND_B31		GND_U27	U27
B33	GND_B33		GND_V11	V11
C1	GND_C1		NC/GND	V13
C39	GND_C39		GND_V16	V16
E5	GND_E5		GND_V18	V18
E35	GND_E35		GND_V21	V21
F7	GND_F7		GND_V23	V23
F9	GND_F9		GND_V26	V26
F11	GND_F11		GND_W2	W2
F13	GND_F13		GND_W6	W6
F15	GND_F15		GND_Y15	Y15
F17	GND_F17		GND_Y17	Y17
F19	GND_F19		GND_Y20	Y20
F21	GND_F21		GND_Y22	Y22
F23	GND_F23		GND_Y24	Y24
F25	GND_F25		GND_Y27	Y27
F27	GND_F27		GND/PX_EN	AL21
F29	GND_F29			

SYNC MASTER=K92 BEN

SYNC DATE=06/01/2010

Whistler DP PWR/GNDs

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

REVISION

BRANCH

PAGE


SHEET

88 OF 132

81 OF 105



## GPU VCore Regulator



GPU VCore Setpoints

VID4	VID3	VID2	VID1	VID0	Voltage	Max Batt	Balanced	Max perf
1	0	1	0	1	0.74675V	K18		-
1	0	0	1	0	0.82400V	-	K18	-
0	1	1	1	1	0.90125V	-	-	K18

GPU VCore Setpoints not up-to-date!

K92 Default Vcore Setpoints


BOM GROUP	BOM OPTIONS
GPUVID1_P11V	GPUVID4_0, GPUVID3_0, GPUVID2_1, GPUVID1_1, GPUVID0_1

SYNC MASTER=K91.CHANG		SYNC DATE=07/21/2010	
GPU (Whistler) CORE SUPPLY			
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE	89 OF 132
		SHEET	82 OF 105




# LVDS Transmitter Termination


All emulated LVDS outputs require this termination




# DP AUX, DDC, & HPD muxing to IG/EG




# LVDS DDC MUX




# T29/DP HOT PLUG IN



SYNC MASTER=K92_YUN		SYNC DATE=06/25/2010	
PAGE TITLE		Muxed Graphics Support	
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	92 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	84 OF 105
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			







	Nominal	Min	Max
IFLT	885mA	876mA	894mA (*)
ILIM	935mA	925mA	944mA (*)
TFLT	18.3ms	13.4ms	26.7ms
TSD	470ms	235ms	724ms


## 3.3V/HV Power MUX


## Port A 3.3V Power Switch

## DisplayPort/T29 A Connector

SYNC MASTER=K91 MLB		SYNC DATE=10/22/2010	
DisplayPort/T29 A Connector		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	94 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	86 OF 105
III NOT TO REPRODUCE OR COPY IT			
IV ALL RIGHTS RESERVED			







GMUX CPLD

LVDS Receiver Termination

Required Pullups

Required Pulldowns

SYNC MASTER=K92 YUAN

SYNC DATE=07/28/2010

Graphics MUX (GMUX)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

REVISION

BRANCH

PAGE


SHEET

SIZE

D

96 OF 132

88 OF 105



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
107S0196	1	0.025OHM,1W,0612,MTL FILM RES	R9700	CRITICAL	

SYNC MASTER=K92 DINESH

SYNC DATE=09/07/2010

LCD Backlight Driver (LP8545)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

REVISION

BRANCH

PAGE

SHEET

SIZE

D

97 OF 132

89 OF 105

D

C

B


A





D

C

B

A







CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?
CPU_8MIL	*	8 MIL	?
CPU_COMP	*	20 MIL	?
CPU_ITP	*	=2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

Most CPU signals with impedance requirements are 50-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Calpella SFF DG (DG-407364\_v1.5), Section 2.8

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_VID	*	0.457 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	TOP,BOTTOM	=4X_DIELECTRIC	?

CPU Net Properties

		NET_TYPE	
ELECTRICAL_CONSTRAINT_SET		PHYSICAL	SPACING
DMI_S2N	PCIE_85D	PCIE	DMI_S2N P<3:0>
DMI_S2N	PCIE_85D	PCIE	DMI_S2N N<3:0>
DMI_N2S	PCIE_85D	PCIE	DMI_N2S P<3:0>
DMI_N2S	PCIE_85D	PCIE	DMI_N2S N<3:0>
FDI_DATA	PCIE_85D	PCIE	FDI_DATA P<7:0>
FDI_DATA	PCIE_85D	PCIE	FDI_DATA N<7:0>
	CPU_50S	CPU_AGTL	FDI_FSYN<1..0>
	CPU_50S	CPU_AGTL	FDI_LSYN<1..0>
DMI_CLK100M	CLK_PCIE_90D	CLK_PCIE	DMI_CLK100M_CPU_P
	CLK_PCIE_90D	CLK_PCIE	DMI_CLK100M_CPU_N
	CPU_50S	CPU_AGTL	FDI_INT
CPU_PECT	CPU_50S	PCIE	CPU_PECT
PM_SYNC	CPU_50S	CPU_AGTL	PM_SYNC
PM_MEM_PWRGD	CPU_50S	CPU_AGTL	PM_MEM_PWRGD
XDP_CPU_PWRGD	CPU_50S	CPU_ITP	XDP_CPU_PWRGD
XDP_DBRESET_L	CPU_50S	CPU_ITP	XDP_DBRESET_L
XDP_PRDY_L	CPU_50S	CPU_ITP	XDP_CPU_PRDY_L
XDP_PREQ_L	CPU_50S	CPU_ITP	XDP_CPU_PREQ_L
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP0
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP1
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP2
CPU_CFG	CPU_50S	CPU_ITP	CPU_CFG<11..0>
CPU_CFG	CPU_50S	CPU_ITP	CPU_CFG<17..16>
CPU_CATERR_L	CPU_50S	CPU_AGTL	CPU_CATERR_L
	CPU_50S	CPU_AGTL	CPU_PROC_SEL_L
	CPU_50S	CPU_AGTL	TP_CPU_VTT_SELECT
CPU_PROCHOT_L	CPU_50S	CPU_AGTL	CPU_PROCHOT_L
CPU_PWRGD	CPU_50S	CPU_AGTL	CPU_PWRGD
PM_THRMTRIP_L	CPU_50S	CPU_8MIL	PM_THRMTRIP_L
XDP_CLK_CPU	CLK_PCIE_90D	CLK_PCIE	ITPCPU_CLK100M_P
XDP_CLK_CPU	CLK_PCIE_90D	CLK_PCIE	ITPCPU_CLK100M_N
XDP_CLK_PCH	CLK_PCIE_90D	CLK_PCIE	ITPXDP_CLK100M_P
XDP_CLK_PCH	CLK_PCIE_90D	CLK_PCIE	ITPXDP_CLK100M_N
XDP_CLK_ITP	CLK_PCIE_90D	CLK_PCIE	XDP_CPU_CLK100M_P
XDP_CLK_ITP	CLK_PCIE_90D	CLK_PCIE	XDP_CPU_CLK100M_N
PM_DRSLPVR	CPU_55S	CPU_8MIL	CPU_PSI_L
	CPU_50S	CPU_AGTL	PM_DRSLPVR
	CPU_27P4S	CPU_COMP	CPU_PEG_COMP
	CPU_27P4S	CPU_COMP	CPU_PEG_RBIAS
	CPU_27P4S	CPU_COMP	CPU_COMP3
	CPU_27P4S	CPU_COMP	CPU_COMP2
	CPU_27P4S	CPU_COMP	CPU_COMP1
	CPU_27P4S	CPU_COMP	CPU_COMP0
XDP_TDI	CPU_50S	CPU_ITP	XDP_CPU_TDI
XDP_TDO	CPU_50S	CPU_ITP	XDP_CPU_TDO
XDP_TMS	CPU_50S	CPU_ITP	XDP_CPU_TMS
XDP_TCK	CPU_50S	CPU_ITP	XDP_CPU_TCK
XDP_TEST_L	CPU_50S	CPU_ITP	XDP_CPU_TRST_L
XDP_BEM	CPU_50S	CPU_ITP	XDP_BPM_L<3..0>
XDP_BEM_L	CPU_50S	CPU_ITP	XDP_BPM_L<7..4>
(FSB_CPURST_L)	CPU_50S	CPU_ITP	XDP_CPURST_L
	CPU_55S	CPU_8MIL	CPU_VID<6..0>
	CPU_50S	CPU_AGTL	CPUIMVP_IMON
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_P
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_N
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCIOSENSE_P
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCIOSENSE_N
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_SENSE_P
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_SENSE_N
	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_P
	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_N
	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_P
	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_N
PM_DRSLPVR	CPU_55S	CPU_8MIL	GFX_VID<6..0>
	CPU_50S	CPU_AGTL	GFX_DRSLPVR
	CPU_50S	CPU_AGTL	GFX_VR_EN
	CPU_50S	CPU_AGTL	GFXIMVP_IMON
	PCIE_85D	PCIE	PEG_R2D_P<7..0>
	PCIE_85D	PCIE	PEG_R2D_N<7..0>
PEG_R2D	PCIE_85D	PCIE	PEG_R2D_C_P<7..0>
	PCIE_85D	PCIE	PEG_R2D_C_N<7..0>
PEG_D2R	PCIE_85D	PCIE	PEG_D2R_P<7..0>
	PCIE_85D	PCIE	PEG_D2R_N<7..0>
	PCIE_85D	PCIE	PEG_D2R_C_P<7..0>
	PCIE_85D	PCIE	PEG_D2R_C_N<7..0>
	CPU_50S	CPU_VID	CPU_VIDSOUT
	CPU_50S	CPU_VID	CPU_VIDCLK
	CPU_50S	CPU_VID	CPU_VIDALERT_L

SYNC MASTER=K91 MLB		SYNC DATE=07/22/2010	
PAGE TITLE		CPU Constraints	
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
		BRANCH	
		PAGE	100 OF 132
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET	92 OF 105





87654321

PCH Constraints 2

SYNC MASTER=K91 MLB

SYNC DATE=07/22/2010

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

REVISION

BRANCH

PAGE


SHEET

SIZE

D

103 OF 132

95 OF 105



8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1



## DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

## T29 I2C Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_I2C_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_I2C	*	=2x_DIELECTRIC	?

## T29 SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_SPI	*	=2x_DIELECTRIC	?

## T29/DP Connector Signal Constraints

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29DP	*	=5x_DIELECTRIC	?	T29DP	TOP,BOTTOM	=7x_DIELECTRIC	?

SOURCE: Bill Cornelius's T29 Routing Notes

## T29 IC Net Properties


ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
□□□□□□□□		DP_85D	DISPLAYEPORT	DP T29SNK0 ML C P<3..0>	6 33 79
		DP_85D	DISPLAYEPORT	DP T29SNK0 ML C N<3..0>	6 33 79
	DP_T29SNK0_ML	DP_85D	DISPLAYEPORT	DP T29SNK0 ML P<3..0>	6 33
	DP_T29SNK0_ML	DP_85D	DISPLAYEPORT	DP T29SNK0 ML N<3..0>	6 33
		DP_85D	DISPLAYEPORT	DP T29SNK0 AUXCH C P	6 33 79
		DP_85D	DISPLAYEPORT	DP T29SNK0 AUXCH C N	6 33 79
	DP_T29SNK0_AUXCH	DP_85D	DISPLAYEPORT	DP T29SNK0 AUXCH P	6 33
	DP_T29SNK0_AUXCH	DP_85D	DISPLAYEPORT	DP T29SNK0 AUXCH N	6 33
		DP_85D	DISPLAYEPORT	DP T29SNK1 ML C P<3..0>	6 33 79
		DP_85D	DISPLAYEPORT	DP T29SNK1 ML C N<3..0>	6 33 79
□□□□□□□□	DP_T29SNK1_ML	DP_85D	DISPLAYEPORT	DP T29SNK1 ML P<3..0>	6 33
	DP_T29SNK1_ML	DP_85D	DISPLAYEPORT	DP T29SNK1 ML N<3..0>	6 33
		DP_85D	DISPLAYEPORT	DP T29SNK1 AUXCH C P	6 33 79
		DP_85D	DISPLAYEPORT	DP T29SNK1 AUXCH C N	6 33 79
	DP_T29SNK1_AUXCH	DP_85D	DISPLAYEPORT	DP T29SNK1 AUXCH P	6 33
	DP_T29SNK1_AUXCH	DP_85D	DISPLAYEPORT	DP T29SNK1 AUXCH N	6 33
		DP_85D	DISPLAYEPORT	DP T29SRC ML C P<3..0>	
		DP_85D	DISPLAYEPORT	DP T29SRC ML C N<3..0>	
		DP_85D	DISPLAYEPORT	DP T29SRC AUXCH C P	
		DP_85D	DISPLAYEPORT	DP T29SRC AUXCH C N	
□□	T29_I2C_55S	T29_I2C	I2C T29_SCL	33 48 85	
	T29_I2C_55S	T29_I2C	I2C T29_SDA	33 48 85	
□□□□□□□□	T29_SPT_CLK	T29_SPT_55S	T29_SPT	T29 SPI_CLK	33
	T29_SPT_MOSI	T29_SPT_55S	T29_SPT	T29 SPI_MOSI	33
	T29_SPT_MISO	T29_SPT_55S	T29_SPT	T29 SPI_MISO	33
	T29_SPT_CS_L	T29_SPT_55S	T29_SPT	T29 SPI_CS_L	33
		T29DP_80D	T29DP	T29 R2D C P<3..0>	6 33 85
□□□□□□□□		T29DP_80D	T29DP	T29 R2D C N<3..0>	6 33 85
		T29DP_100D	T29DP	T29 D2R P<3..0>	6 33 85
		T29DP_100D	T29DP	T29 D2R N<3..0>	6 33 85


Only used on hosts supporting T29 video-in

## T29/DP Net Properties

ELECTRICAL_CONSTRAINT_SECT	NET TYPE			
	PHYSICAL	SPACING		
T29_R2D0	T29DPD_80D	T29DPD	T29 R2D P<0>	6 85
T29_R2D0	T29DPD_80D	T29DPD	T29 R2D N<0>	6 85
T29_R2D1	T29DPD_80D	T29DPD	T29 R2D P<1>	6 85
T29_R2D1	T29DPD_80D	T29DPD	T29 R2D N<1>	6 85
	T29DPD_80D	T29DPD	T29 R2D C F P<1..0>	85
	T29DPD_80D	T29DPD	T29 R2D C F N<1..0>	85
T29_D2R0	T29DPD_100D	T29DPD	T29 D2R C P<0>	6 85 86
T29_D2R0	T29DPD_100D	T29DPD	T29 D2R C N<0>	6 85 86
T29_D2R1	T29DPD_100D	T29DPD	T29 D2R C P<1>	6 85 86
T29_D2R1	T29DPD_100D	T29DPD	T29 D2R C N<1>	6 85 86
	T29DPD_100D	T29DPD	T29DPA D2R1 AUXCH P	6 86
	T29DPD_100D	T29DPD	T29DPA D2R1 AUXCH N	6 86
	T29DPD_80D	T29DPD	DP SDRVA ML C P<3..0>	6 85
	T29DPD_80D	T29DPD	DP SDRVA ML C N<3..0>	6 85
	T29DPD_80D	T29DPD	DP SDRVA ML R P<3..0>	6 85
	T29DPD_80D	T29DPD	DP SDRVA ML R N<3..0>	6 85
DP_SDRVA_ML_EVEN	T29DPD_80D	T29DPD	DP SDRVA ML P<2..0:2>	6 85 86
DP_SDRVA_ML_EVEN	T29DPD_80D	T29DPD	DP SDRVA ML N<2..0:2>	6 85 86
DP_SDRVA_ML_ODD	T29DPD_80D	T29DPD	DP SDRVA ML P<3..1:2>	85
DP_SDRVA_ML_ODD	T29DPD_80D	T29DPD	DP SDRVA ML N<3..1:2>	85
DP_SDRVA_AUXCH	T29DPD_80D	T29DPD	DP SDRVA AUXCH P	85
DP_SDRVA_AUXCH	T29DPD_80D	T29DPD	DP SDRVA AUXCH N	85
	T29DPD_80D	T29DPD	DP SDRVA AUXCH C P	85
	T29DPD_80D	T29DPD	DP SDRVA AUXCH C N	85
	T29DPD_80D	T29DPD	T29DPA ML P<3..0>	6 85 86
	T29DPD_80D	T29DPD	T29DPA ML N<3..0>	6 85 86
	T29DPD_80D	T29DPD	T29DPA ML C P<3..0>	85 86
	T29DPD_80D	T29DPD	T29DPA ML C N<3..0>	85 86
	T29DPD_80D	T29DPD	DP A EXT AUXCH P	85 86
	T29DPD_80D	T29DPD	DP A EXT AUXCH N	85 86
T29_R2D2	T29DPD_80D	T29DPD	T29 R2D P<2>	
T29_R2D2	T29DPD_80D	T29DPD	T29 R2D N<2>	
T29_R2D3	T29DPD_80D	T29DPD	T29 R2D P<3>	
T29_R2D3	T29DPD_80D	T29DPD	T29 R2D N<3>	
	T29DPD_80D	T29DPD	T29 R2D C F P<3..2>	
	T29DPD_80D	T29DPD	T29 R2D C F N<3..2>	
T29_D2R2	T29DPD_100D	T29DPD	T29 D2R C P<2>	
T29_D2R2	T29DPD_100D	T29DPD	T29 D2R C N<2>	
T29_D2R3	T29DPD_100D	T29DPD	T29 D2R C P<3>	
T29_D2R3	T29DPD_100D	T29DPD	T29 D2R C N<3>	
	T29DPD_100D	T29DPD	T29DPB D2R3 AUXCH P	
	T29DPD_100D	T29DPD	T29DPB D2R3 AUXCH N	
	T29DPD_80D	T29DPD	DP SDRVB ML C P<3..0>	
	T29DPD_80D	T29DPD	DP SDRVB ML C N<3..0>	
	T29DPD_80D	T29DPD	DP SDRVB ML R P<3..0>	
	T29DPD_80D	T29DPD	DP SDRVB ML R N<3..0>	
DP_SDRVB_ML_EVEN	T29DPD_80D	T29DPD	DP SDRVB ML P<2..0:2>	97
DP_SDRVB_ML_EVEN	T29DPD_80D	T29DPD	DP SDRVB ML N<2..0:2>	97
DP_SDRVB_ML_ODD	T29DPD_80D	T29DPD	DP SDRVB ML P<3..1:2>	
DP_SDRVB_ML_ODD	T29DPD_80D	T29DPD	DP SDRVB ML N<3..1:2>	
DP_SDRVB_AUXCH	T29DPD_80D	T29DPD	DP SDRVB AUXCH P	
DP_SDRVB_AUXCH	T29DPD_80D	T29DPD	DP SDRVB AUXCH N	
	T29DPD_80D	T29DPD	DP SDRVB AUXCH C P	
	T29DPD_80D	T29DPD	DP SDRVB AUXCH C N	
	T29DPD_80D	T29DPD	T29DPB ML P<3..0>	
	T29DPD_80D	T29DPD	T29DPB ML N<3..0>	
	T29DPD_80D	T29DPD	T29DPB ML C P<3..0>	
	T29DPD_80D	T29DPD	T29DPB ML C N<3..0>	
	T29DPD_80D	T29DPD	DP B EXT AUXCH P	
	T29DPD_80D	T29DPD	DP B EXT AUXCH N	

Only used on dual-port hosts.

SYNCH MASTER=T29 REF		SYNCH DATE=10/20/2010	
PAGE TITLE			
T29 Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 105 OF 132	
		SHEET 97 OF 105	



## GDDR5 Frame Buffer Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GDDR5_45R50SE	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	12.7 MM	=STANDARD	=STANDARD
GDDR5_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
GDDR5_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR5_CLK	*	=5x_DIELECTRIC	?
GDDR5_CMD	*	=2x_DIELECTRIC	?
GDDR5_DATA	*	=3x_DIELECTRIC	?
GDDR5_EDC	*	=7x_DIELECTRIC	?

## Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
LVDS_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?	DISPLAYPORT	TOP, BOTTOM	=4x_DIELECTRIC	?
LVDS	*	=3x_DIELECTRIC	?	LVDS	TOP, BOTTOM	=4x_DIELECTRIC	?

LVDS intra-pair matching should be 0.127 mm. Pairs should be within 0.508mm of entire channel.  
DisplayPort/TMDS intra-pair matching should be 0.127mm. Inter-pair matching should be within 2.54cm. Max Length 241.3mm.  
DisplayPort AUX CH intra-pair matching should be 0.127mm. Max length 330.2mm.  
Max length of LVDS/DisplayPort/TMDS traces: 13 inches.  
SOURCE: Calpella SFF DG Rev 1.5 (407364) and Family GPU DG-04202-001-v04.

## GDDR5 FB A Net Properties

ELECTRICAL_CONSTRAINT_SET		DET_TYPE		
		PHYSICAL	SIGNALS	
	FB A0 CLK	GDDR5_80D	GDDR5_CLK	FB A0 CLK P
	FB A0 CLK	GDDR5_80D	GDDR5_CLK	FB A0 CLK N
	FB A1 CLK	GDDR5_80D	GDDR5_CLK	FB A1 CLK P
	FB A1 CLK	GDDR5_80D	GDDR5_CLK	FB A1 CLK N
	FB A0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB A0 A<8..0>
	FB A1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB A1 A<8..0>
	FB A0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB A0 ABI L
	FB A1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB A1 ABI L
	FB A0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB A0 RAS L
	FB A1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB A1 RAS L
	FB A0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB A0 CAS L
	FB A1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB A1 CAS L
	FB A0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB A0 WE L
	FB A1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB A1 WE L
	FB A0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB A0 CKE L
	FB A1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB A1 CKE L
	FB A0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB A0 CS L
	FB A1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB A1 CS L
	FB A0_EDC0	GDDR5_45SE	GDDR5_EDC	FB A0 EDC<0>
	FB A0_EDC1	GDDR5_45SE	GDDR5_EDC	FB A0 EDC<1>
	FB A0_EDC2	GDDR5_45SE	GDDR5_EDC	FB A0 EDC<2>
	FB A0_EDC3	GDDR5_45SE	GDDR5_EDC	FB A0 EDC<3>
	FB A1_EDC0	GDDR5_45SE	GDDR5_EDC	FB A1 EDC<0>
	FB A1_EDC1	GDDR5_45SE	GDDR5_EDC	FB A1 EDC<1>
	FB A1_EDC2	GDDR5_45SE	GDDR5_EDC	FB A1 EDC<2>
	FB A1_EDC3	GDDR5_45SE	GDDR5_EDC	FB A1 EDC<3>
	FB A0_DBI_L0	GDDR5_45SE	GDDR5_DATA	FB A0 DBI L<0>
	FB A0_DBI_L1	GDDR5_45SE	GDDR5_DATA	FB A0 DBI L<1>
	FB A0_DBI_L2	GDDR5_45SE	GDDR5_DATA	FB A0 DBI L<2>
	FB A0_DBI_L3	GDDR5_45SE	GDDR5_DATA	FB A0 DBI L<3>
	FB A1_DBI_L0	GDDR5_45SE	GDDR5_DATA	FB A1 DBI L<0>
	FB A1_DBI_L1	GDDR5_45SE	GDDR5_DATA	FB A1 DBI L<1>
	FB A1_DBI_L2	GDDR5_45SE	GDDR5_DATA	FB A1 DBI L<2>
	FB A1_DBI_L3	GDDR5_45SE	GDDR5_DATA	FB A1 DBI L<3>
	FB A0_WCLK0	GDDR5_80D	GDDR5_CMD	FB A0 WCLK P<0>
	FB A0_WCLK0	GDDR5_80D	GDDR5_CMD	FB A0 WCLK N<0>
	FB A0_WCLK1	GDDR5_80D	GDDR5_CMD	FB A0 WCLK P<1>
	FB A0_WCLK1	GDDR5_80D	GDDR5_CMD	FB A0 WCLK N<1>
	FB A1_WCLK0	GDDR5_80D	GDDR5_CMD	FB A1 WCLK P<0>
	FB A1_WCLK0	GDDR5_80D	GDDR5_CMD	FB A1 WCLK N<0>
	FB A1_WCLK1	GDDR5_80D	GDDR5_CMD	FB A1 WCLK P<1>
	FB A1_WCLK1	GDDR5_80D	GDDR5_CMD	FB A1 WCLK N<1>
	FB A0_DQ_BYTE0	GDDR5_45SE	GDDR5_DATA	FB A0 DQ<7..0>
	FB A0_DQ_BYTE1	GDDR5_45SE	GDDR5_DATA	FB A0 DQ<15..8>
	FB A0_DQ_BYTE2	GDDR5_45SE	GDDR5_DATA	FB A0 DQ<23..16>
	FB A0_DQ_BYTE3	GDDR5_45SE	GDDR5_DATA	FB A0 DQ<31..24>
	FB A1_DQ_BYTE0	GDDR5_45SE	GDDR5_DATA	FB A1 DQ<7..0>
	FB A1_DQ_BYTE1	GDDR5_45SE	GDDR5_DATA	FB A1 DQ<15..8>
	FB A1_DQ_BYTE2	GDDR5_45SE	GDDR5_DATA	FB A1 DQ<23..16>
	FB A1_DQ_BYTE3	GDDR5_45SE	GDDR5_DATA	FB A1 DQ<31..24>
	FB_AB_RESET	GDDR5_45R50SE	GDDR5_CMD	FB RESET L

## GDDR5 FB B Net Properties

ELECTRICAL_CONSTRAINT_SET		INT_TYPE		
		PHYSICAL	SIG1280	
	FB_B0_CLK	GDDR5_80D	GDDR5_CLK	FB B0 CLK P
	FB_B0_CLK	GDDR5_80D	GDDR5_CLK	FB B0 CLK N
	FB_B1_CLK	GDDR5_80D	GDDR5_CLK	FB B1 CLK P
	FB_B1_CLK	GDDR5_80D	GDDR5_CLK	FB B1 CLK N
	FB_B0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B0 A<8..0>
	FB_B1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B1 A<8..0>
	FB_B0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B0 ABI L
	FB_B1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B1 ABI L
	FB_B0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B0 RAS L
	FB_B1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B1 RAS L
	FB_B0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B0 CAS L
	FB_B1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B1 CAS L
	FB_B0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B0 WE L
	FB_B1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B1 WE L
	FB_B0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B0 CKE L
	FB_B1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B1 CKE L
	FB_B0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B0 CS L
	FB_B1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B1 CS L
	FB_B0_EDC0	GDDR5_45SE	GDDR5_EDC	FB B0 EDC<0>
ERR0	FB_B0_EDC1	GDDR5_45SE	GDDR5_EDC	FB B0 EDC<1>
ERR0	FB_B0_EDC2	GDDR5_45SE	GDDR5_EDC	FB B0 EDC<2>
ERR0	FB_B0_EDC3	GDDR5_45SE	GDDR5_EDC	FB B0 EDC<3>
ERR0	FB_B1_EDC0	GDDR5_45SE	GDDR5_EDC	FB B1 EDC<0>
ERR0	FB_B1_EDC1	GDDR5_45SE	GDDR5_EDC	FB B1 EDC<1>
ERR0	FB_B1_EDC2	GDDR5_45SE	GDDR5_EDC	FB B1 EDC<2>
ERR0	FB_B1_EDC3	GDDR5_45SE	GDDR5_EDC	FB B1 EDC<3>
ERR0	FB_B0_DBI_L0	GDDR5_45SE	GDDR5_DATA	FB B0 DBI L<0>
ERR0	FB_B0_DBI_L1	GDDR5_45SE	GDDR5_DATA	FB B0 DBI L<1>
ERR0	FB_B0_DBI_L2	GDDR5_45SE	GDDR5_DATA	FB B0 DBI L<2>
ERR0	FB_B0_DBI_L3	GDDR5_45SE	GDDR5_DATA	FB B0 DBI L<3>
ERR0	FB_B1_DBI_L0	GDDR5_45SE	GDDR5_DATA	FB B1 DBI L<0>
ERR0	FB_B1_DBI_L1	GDDR5_45SE	GDDR5_DATA	FB B1 DBI L<1>
ERR0	FB_B1_DBI_L2	GDDR5_45SE	GDDR5_DATA	FB B1 DBI L<2>
ERR0	FB_B1_DBI_L3	GDDR5_45SE	GDDR5_DATA	FB B1 DBI L<3>
	FB_B0_WCLK0	GDDR5_80D	GDDR5_CMD	FB B0 WCLK P<0>
	FB_B0_WCLK0	GDDR5_80D	GDDR5_CMD	FB B0 WCLK N<0>
	FB_B0_WCLK1	GDDR5_80D	GDDR5_CMD	FB B0 WCLK P<1>
	FB_B0_WCLK1	GDDR5_80D	GDDR5_CMD	FB B0 WCLK N<1>
	FB_B1_WCLK0	GDDR5_80D	GDDR5_CMD	FB B1 WCLK P<0>
	FB_B1_WCLK0	GDDR5_80D	GDDR5_CMD	FB B1 WCLK N<0>
	FB_B1_WCLK1	GDDR5_80D	GDDR5_CMD	FB B1 WCLK P<1>
	FB_B1_WCLK1	GDDR5_80D	GDDR5_CMD	FB B1 WCLK N<1>
	FB_B0_DQ_BYTE0	GDDR5_45SE	GDDR5_DATA	FB B0 DQ<7..0>
	FB_B0_DQ_BYTE1	GDDR5_45SE	GDDR5_DATA	FB B0 DQ<15..8>
	FB_B0_DQ_BYTE2	GDDR5_45SE	GDDR5_DATA	FB B0 DQ<23..16>
	FB_B0_DQ_BYTE3	GDDR5_45SE	GDDR5_DATA	FB B0 DQ<31..24>
	FB_B1_DQ_BYTE0	GDDR5_45SE	GDDR5_DATA	FB B1 DQ<7..0>
	FB_B1_DQ_BYTE1	GDDR5_45SE	GDDR5_DATA	FB B1 DQ<15..8>
	FB_B1_DQ_BYTE2	GDDR5_45SE	GDDR5_DATA	FB B1 DQ<23..16>
	FB_B1_DQ_BYTE3	GDDR5_45SE	GDDR5_DATA	FB B1 DQ<31..24>

## MUXGFX Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		FUNCTIONAL	SPACING	
	LVDS_A_CLK	LVDS_85D	LVDS	LVDS A CLK P 04 00
	LVDS_A_CLK	LVDS_85D	LVDS	LVDS A CLK N 04 00
	LVDS_A_DATA	LVDS_85D	LVDS	LVDS A DATA P<2..0> 04 00
	LVDS_A_DATA	LVDS_85D	LVDS	LVDS A DATA N<2..0> 04 00
	LVDS_B_CLK	LVDS_85D	LVDS	LVDS B CLK P 04 00
	LVDS_B_CLK	LVDS_85D	LVDS	LVDS B CLK N 04 00
	LVDS_B_DATA	LVDS_85D	LVDS	LVDS B DATA P<2..0> 04 00
	LVDS_B_DATA	LVDS_85D	LVDS	LVDS B DATA N<2..0> 04 00
		LVDS_85D	LVDS	
		LVDS_85D	LVDS	LVDS CONN A CLK F P 6 83
		LVDS_85D	LVDS	LVDS CONN A CLK F N 6 83
		LVDS_85D	LVDS	LVDS CONN B CLK F P 6 83
		LVDS_85D	LVDS	LVDS CONN A CLK P 03 84
		LVDS_85D	LVDS	LVDS CONN A CLK N 03 84
		LVDS_85D	LVDS	LVDS CONN A DATA P<2..0> 6 83 84
		LVDS_85D	LVDS	LVDS CONN A DATA N<2..0> 6 83 84
		LVDS_85D	LVDS	LVDS CONN B CLK P 03 84
		LVDS_85D	LVDS	LVDS CONN B CLK N 03 84
		LVDS_85D	LVDS	LVDS CONN B DATA P<2..0> 6 83 84
		LVDS_85D	LVDS	LVDS CONN B DATA N<2..0> 6 83 84

## Whistler Net Properties

ELECTRICAL_CONSTRAINT_SET		REV_TYPE	
		PHYSICAL	SPACING
<input type="checkbox"/>	GPU_CLK27M	CLK_SLOW_55S	GPU_CLK27M
<input type="checkbox"/>	GPU_CLK100M	CLK_SLOW_55S	GPU_CLK100M
<input type="checkbox"/>	LVD5_EG_A_CLK	LVD5_R5D	LVD5 EG A CLK P
<input type="checkbox"/>	LVD5_EG_A_CLK	LVD5_R5D	LVD5 EG A CLK N
<input type="checkbox"/>	LVD5_EG_A_DATA	LVD5_R5D	LVD5 EG A DATA P<2..0>
<input type="checkbox"/>	LVD5_EG_A_DATA	LVD5_R5D	LVD5 EG A DATA N<2..0>
<input type="checkbox"/>	LVD5_EG_A_DATA3	LVD5_R5D	NC LVD5 EG A DATA P<3>
<input type="checkbox"/>	LVD5_EG_A_DATA3	LVD5_R5D	NC LVD5 EG A DATA N<3>
<input type="checkbox"/>	LVD5_EG_B_DATA	LVD5_R5D	LVD5 EG B DATA P<2..0>
<input type="checkbox"/>	LVD5_EG_B_DATA	LVD5_R5D	LVD5 EG B DATA N<2..0>
<input type="checkbox"/>	LVD5_EG_B_DATA3	LVD5_R5D	NC LVD5 EG B DATA P<3>
<input type="checkbox"/>	LVD5_EG_B_DATA3	LVD5_R5D	NC LVD5 EG B DATA N<3>
<input type="checkbox"/>	DP_MI	DP_R5D	DP EXTA ML C P<3..0>
<input type="checkbox"/>		DP_R5D	DP EXTA ML C N<3..0>
<input type="checkbox"/>	DP_AUX_CH	DP_R5D	DP EXTA AUXCH C P
<input type="checkbox"/>		DP_R5D	DP EXTA AUXCH C N
<input type="checkbox"/>	DP_AUX_CH	DP_R5D	DP EG AUX CH P
<input type="checkbox"/>		DP_R5D	DP EG AUX CH N

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_I701_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_I701_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
DIFFPAIR	*	=1:1_DIFFPAIR			=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR
AUDIODIFF	*	=1:1_DIFFPAIR	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILS	2

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	GND	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2M04
PCIE	GND	*	GND_P2M04
SATA	GND	*	GND_P2M04
USB	GND	*	GND_P2M04
CLK_PCIE	SB_POWER	*	PWR_P2M04
SATA	SB_POWER	*	PWR_P2M04
USB	SB_POWER	*	PWR_P2M04

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_P2MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_72D OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
PCI_E_85D OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	10 mm OVERRIDE	OVERRIDE	OVERRIDE
USB_85D OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
CPU_27P4S OVERRIDE	BOTTOM OVERRIDE	OVERRIDE	OVERRIDE	0.23 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE

## Graphics ,SATA Constraint Relaxations

Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_85D	BGA	LVDS_85D
DP_85D	BGA	100_DIFF_BGA
SATA_90D	BGA	100_DIFF_BGA
CLK_PCIE_90D	BGA	100_DIFF_BGA

## Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for ARD fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_72D	BOTTOM			0.127 MM	6.35 MM		
MEM_85D	TOP			0.1 MM	6.35 MM		

## K92 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
	ENET_100G	ENETCONN	ENETCONN P<3..0>	37
	ENET_100G	ENETCONN	ENETCONN N<3..0>	37
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	VCCSA50 CS P	49 65
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	VCCSA50 CS N	49 65
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	VCCSAISNS R P	49
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	VCCSAISNS R N	49
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	ISNS 1V5 S3 R P	49
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	ISNS 1V5 S3 R N	49
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	CPUVCCIOS0 CS P	49
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	CPUVCCIOS0 CS N	49 70
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	CPUVCCIOSNS R P	49
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	CPUVCCIOSNS R N	49
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	GPUISNS N	49
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	GPUISNS P	49
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	ISNS 1V5 S3 N	49 67
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	ISNS 1V5 S3 P	49 67
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	ISNS AIRPORT P	31 10
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	ISNS AIRPORT N	31 10
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	ISNS PP1V0 S0GPU P	103
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	ISNS PP1V0 S0GPU N	103
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	ISNS PP1V8 S0GPU P	103
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	ISNS PP1V8 S0GPU N	103
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	ISNS HDD N	41 10
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	ISNS HDD P	41 10
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	ISNS PP1V5 S0GPU P	103
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	ISNS PP1V5 S0GPU N	103
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	ISNS LCDBK1T N	89 10
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	ISNS LCDBK1T P	89 10
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	ISNS ODD N	41 10
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	ISNS ODD P	41 10
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	ISNS HS COMPUTING P	50
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	ISNS HS COMPUTING N	50
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	ISNS HS GPU P	50
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	ISNS HS GPU N	50
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	ISNS HS OTHER P	50
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	ISNS HS OTHER N	50
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	CPUI MVP ISNS1 P	50 68
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	CPUI MVP ISNS1 N	50
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	CPUI MVP ISUM R P	50
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	CPUI MVP ISUM R N	50
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	CPUI MVP ISNS P	50
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	CPUI MVP ISNS N	50
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	CPUI MVP ISNS1G P	50 69
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	CPUI MVP ISNS1G N	50
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	CPUI MVP ISUMG R P	50
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	CPUI MVP ISUMG R N	50
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	CPUI MVP ISNS1G R P	50
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	CPUI MVP ISNS1G R N	50
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	ISNS PP1V0 S0GPU R P	103
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	ISNS PP1V0 S0GPU R N	103
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	ISNS PP1V8 S0GPU R P	103
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	ISNS PP1V8 S0GPU R N	103
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	ISNS PP1V5 S0GPU R P	103
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	ISNS PP1V5 S0GPU R N	103
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	ISNS AIRPORT R P	103
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	ISNS AIRPORT R N	103
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	ISNS HDD R P	103
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	ISNS HDD R N	103
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	ISNS ODD R P	103
SENSE DIFFPAIR	SENSE 1701 55G	SENSE	ISNS ODD R N	103


600	AUDIO_DIFFRAIR	AUDIOIFF	AUDIO	BI MIC P	61 62
601				BI MIC N	61 62
602	AUDIO_DIFFRAIR	AUDIOIFF	AUDIO	AUD LO1 R P	58 60
603				AUD LO1 R N	58 60
604	AUDIO_DIFFRAIR	AUDIOIFF	AUDIO	AUD LO2 R P	57 60
605				AUD LO2 R N	57 60
606	AUDIO_DIFFRAIR	AUDIOIFF	AUDIO	AUD LO3 R P	57 60
607				AUD LO3 R N	57 60
608	AUDIO_DIFFRAIR	AUDIOIFF	AUDIO	AUD LO3 L P	57 60
609				AUD LO3 L N	57 60
610	AUDIO_DIFFRAIR	AUDIOIFF	AUDIO	AUD MIC INR P	57 62
611				AUD MIC INR N	57 62
612	AUDIO_DIFFRAIR	AUDIOIFF	AUDIO	AUD MIC INL P	57 62
613				AUD MIC INL N	57 62
614	AUDIO_DIFFRAIR	AUDIOIFF	AUDIO	SPKRAMP BL IN L P	60
615				SPKRAMP BL IN L N	60
616	AUDIO_DIFFRAIR	AUDIOIFF	AUDIO	SPKRAMP FL IN L P	60
617				SPKRAMP FL IN L N	60
618	AUDIO_DIFFRAIR	AUDIOIFF	AUDIO	SPKRAMP BR IN L P	60
619				SPKRAMP BR IN L N	60
620	AUDIO_DIFFRAIR	AUDIOIFF	AUDIO	SPKRAMP FR IN L P	60
621				SPKRAMP FR IN L N	60
622	AUDIO_DIFFRAIR	AUDIOIFF	AUDIO	SPKRAMP LFE IN L P	60
623				SPKRAMP LFE IN L N	60
624	AUDIO_DIFFRAIR	AUDIOIFF	AUDIO	SSM2375BL IN P	60
625				SSM2375BL IN N	60
626	AUDIO_DIFFRAIR	AUDIOIFF	AUDIO	SSM2375FL IN P	60
627				SSM2375FL IN N	60
628	AUDIO_DIFFRAIR	AUDIOIFF	AUDIO	SSM2375HR IN P	60
629				SSM2375HR IN N	60
630	AUDIO_DIFFRAIR	AUDIOIFF	AUDIO	SSM2375FR IN P	60
631				SSM2375FR IN N	60
632	AUDIO_DIFFRAIR	AUDIOIFF	AUDIO	SSM2375LFE IN P	60
633				SSM2375LFE IN N 60	60

## K92 Specific Net Properties

ELECTRICAL_CONSTRAINT_SEF		PHYSICAL	NET_TYPE	SPACING	
PCIE	PCIE_EXCARD_R2D	PCIE_R5D	PCIE	PCIE_EXCARD_R2D_P	6 32
PCIE		PCIE_R5D	PCIE	PCIE_EXCARD_R2D_N	6 32
PCIE	PCIE_EXCARD_D2R	PCIE_R5D	PCIE	PCIE_EXCARD_D2R_P	6 16 32
PCIE		PCIE_R5D	PCIE	PCIE_EXCARD_D2R_N	6 16 32
PCIE	PCIE_EXCARD_R2D	PCIE_R5D	PCIE	PCIE_EXCARD_R2D_C_P	16 32
PCIE		PCIE_R5D	PCIE	PCIE_EXCARD_R2D_C_N	16 32
PCIE	PCIE_CLK100M_EXCARD	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_EXCARD_CONN_P	6 32
PCIE		CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_EXCARD_CONN_N	6 32
PCIE		CLK_PCIE_90D	CLK_PCIE		
PCIE	PCIE_CLK100M_AP	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_CONN_P	6 31
PCIE		CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_CONN_N	6 31
		1T01_DIFFEPAIR		CHGR_CSI_R_P	64
		1T01_DIFFEPAIR		CHGR_CSI_R_N	64
		1T01_DIFFEPAIR		CHGR_CSO_R_P	50 64
		1T01_DIFFEPAIR		CHGR_CSO_R_N	50 64
	(USB_EXTA)	USB_R5D	USB	USB2_EXTA_MUXED_P	42
	(USB_EXTA)	USB_R5D	USB	USB2_EXTA_MUXED_N	42
	(USB_EXTA)	USB_R5D	USB	USB2_LT1_P	42
	(USB_EXTA)	USB_R5D	USB	USB2_LT1_N	42
		USB_R5D	USB	CONN_USB2_BT_P	
		USB_R5D	USB	CONN_USB2_BT_N	
	(USB_EXTR)	USB_R5D	USB	USB_LT2_P	42
		USB_R5D	USB	USB_LT2_N	42
USB	USB_EXCARD	USB_R5D	USB	USB_EXCARD_P	6 24 32
USB		USB_R5D	USB	USB_EXCARD_N	6 24 32
USB	USB_EXCARD	USB_R5D	USB	USB2_EXCARD_CONN_P	6 32
USB		USB_R5D	USB	USB2_EXCARD_CONN_N	6 32
	(USB_EXTC)	USB_R5D	USB	USB_LT3_P	43
		USB_R5D	USB	USB_LT3_N	43
		USB_R5D	USB	USB_TP4D_R_P	53
		USB_R5D	USB	USB_TP4D_R_N	53
		SR_POWER	PP3V3_S5		48 56 71 72 73 83 86 91 102 104
		SR_POWER	PP3V3_S0		61 62 72 73 80 81 84 85 86 89
		SR_POWER	PP1V5_S3RS0		61 72 73 83 86 89 91 92 93 94 97
		GND	GND		7 72 104 91 102

K92 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE
[ ] SENSE DIFFPAIR	THERM I70J_55G	THERM CPUTHMSNS D2 P 61
[ ] SENSE DIFFPAIR	THERM I70J_55G	THERM CPUTHMSNS D2 N 61
[P29] SENSE DIFFPAIR	THERM I70J_55G	THERM CPU THERMD_P 9 51
[P29] SENSE DIFFPAIR	THERM I70J_55G	THERM CPU THERMD_N 9 51
[ ] SENSE DIFFPAIR	THERM I70J_55G	THERM GPUTHMSNS D P 61
[ ] SENSE DIFFPAIR	THERM I70J_55G	THERM GPUTHMSNS D N 61
[ ] SENSE DIFFPAIR	THERM I70J_55G	THERM GPU_TDIODE_P 61 79
[ ] SENSE DIFFPAIR	THERM I70J_55G	THERM GPU_TDIODE_N 61 79
[T29] SENSE DIFFPAIR	THERM I70J_55G	THERM T29 THERMD_P 33 51
[T29] SENSE DIFFPAIR	THERM I70J_55G	THERM T29 THERMD_N 51
[ ] SENSE DIFFPAIR	SENSE I70J_55G	SENSE ISNS_PP3V3_S3_P 104
[ ] SENSE DIFFPAIR	SENSE I70J_55G	SENSE ISNS_PP3V3_S3_N 104
[PP5V] SENSE DIFFPAIR	SENSE I70J_55G	SENSE ISNS_PP3V3_S5_N 104
[P29] SENSE DIFFPAIR	SENSE I70J_55G	SENSE ISNS_PP3V3_S5_P 104
[P29] SENSE DIFFPAIR	SENSE I70J_55G	SENSE ISNS_PP5V_S3_N 104
[P29] SENSE DIFFPAIR	SENSE I70J_55G	SENSE ISNS_PP5V_S3_P 104
[ ] SENSE DIFFPAIR	SENSE I70J_55G	SENSE ISNS_PL1V05_S0PCH_N 104
[P29] SENSE DIFFPAIR	SENSE I70J_55G	SENSE ISNS_PL1V05_S0PCH_P 104
[P29] SENSE DIFFPAIR	SENSE I70J_55G	SENSE ISNS_PP5V_S0_N 104
[P29] SENSE DIFFPAIR	SENSE I70J_55G	SENSE ISNS_PP5V_S0_P 104
[P29] SENSE DIFFPAIR	SENSE I70J_55G	SENSE ISNS_CPU_DDR_N 104
[P29] SENSE DIFFPAIR	SENSE I70J_55G	SENSE ISNS_CPU_DDR_P 104

SYNC MASTER=K91 MLB		SYNC DATE=07/22/2010	
PAGE TITLE			
Project Specific Constraints			
 Apple Inc.		DRAWING NUMBER	
		D	
		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED			
		PAGE	
		108 OF 132	
		SHEET	
		100 OF 105	



8	7	6	5	4	3	2	1
Board-Specific Spacing & Physical Constraints							
BOARD LAYERS			BOARD AREAS		BOARD UNITS (MIL or MM)	ALLEGRO VERSION	
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM			NO_TYPE, BGA		MM	15.5.1	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.095 MM			
27P4_OHM_SE	*	Y	0.250 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.095 MM			
37_OHM_SE	*	Y	0.155 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
40_OHM_SE	*	Y	0.135 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.13 MM	0.13 MM			
45_OHM_SE	*	Y	0.099 MM	0.099 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.095 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL4	Y	0.154 MM	0.154 MM		0.200 MM	0.200 MM
72_OHM_DIFF	ISL9, ISL10	Y	0.154 MM	0.154 MM		0.200 MM	0.200 MM
72_OHM_DIFF	ISL2, ISL11	Y	0.154 MM	0.154 MM		0.200 MM	0.200 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.175 MM	0.175 MM		0.200 MM	0.200 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.105 MM	0.105 MM		0.120 MM	0.120 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.105 MM		0.120 MM	0.120 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.135 MM	0.135 MM		0.160 MM	0.160 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL4	Y	0.110 MM	0.090 MM		0.180 MM	0.180 MM
85_OHM_DIFF	ISL9, ISL10	Y	0.110 MM	0.090 MM		0.180 MM	0.180 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.110 MM	0.090 MM		0.180 MM	0.180 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.090 MM		0.190 MM	0.190 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4	Y	0.102 MM	0.090 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL9, ISL10	Y	0.102 MM	0.090 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.102 MM	0.090 MM		0.220 MM	0.220 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.090 MM		0.230 MM	0.230 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL4	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL9, ISL10	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL2, ISL11	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL4	Y	0.065 MM	0.065 MM		0.200 MM	0.200 MM
110_OHM_DIFF	ISL9, ISL10	Y	0.065 MM	0.065 MM		0.200 MM	0.200 MM
110_OHM_DIFF	ISL2, ISL11	Y	0.065 MM	0.065 MM		0.200 MM	0.200 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM
NOTE: 100_Diff_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.							
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT				
DEFAULT	*	0.1 MM	?				
STANDARD	*	=DEFAULT	?				
BGA_P1MM	*	=DEFAULT	?				
BGA_P2MM	*	=DEFAULT	?				
P072_SPACE	*	0.071 MM	?				
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET				
*	*	BGA	P072_SPACE				
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT				
2X_DIELECTRIC	*	0.140 MM	?				
3X_DIELECTRIC	*	0.210 MM	?				
4X_DIELECTRIC	*	0.280 MM	?				
5X_DIELECTRIC	*	0.350 MM	?				
7X_DIELECTRIC	*	0.490 MM	?				
NOTE: Based on K92 mlb stackup.							
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
NOTE: 100_Diff_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.							
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL4	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL9, ISL10	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL2, ISL11	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL4	Y	0.065 MM	0.065 MM		0.200 MM	0.200 MM
110_OHM_DIFF	ISL9, ISL10	Y	0.065 MM	0.065 MM		0.200 MM	0.200 MM
110_OHM_DIFF	ISL2, ISL11	Y	0.065 MM	0.065 MM		0.200 MM	0.200 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM
8	7	6	5	4	3	2	1

PCB Rule Definitions

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

REVISION

BRANCH

PAGE

SHEET

109 OF 132

101 OF 105

D

100\_DIFF\_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF

100\_OHM\_DIFF


100\_OHM\_DIFF

SYNC MASTER=K17\_MLB

SYNC DATE=05/14/2010

PAGE TITLE

PCB Rule Definitions

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

REVISION

BRANCH

PAGE

SHEET


SIZE


D

109 OF 132

101 OF 105







SYNC MASTER=K92 DINESH		SYNC DATE=09/07/2016	
PAGE TITLE		DRAWING NUMBER	
Apple Inc.		SIZE	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		130 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		103 OF 105	

