



SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE			
System Block Diagram			
 Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	2 OF 110
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	2 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



PAGE TITLE		PAGE TITLE	
Power Block Diagram		Power Block Diagram	
Apple Inc.		Apple Inc.	
NOTICE OF PROPRIETARY PROPERTY:		NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT		II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED		IV ALL RIGHTS RESERVED	

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
085-1609	PCBA,MLB,DEV,K75F	DEVELOPMENT,DEV_GROUP
639-1103	PCBA,MLB,K75F,3.20GHZ,CKD	K75F,3P20GHZ_CKD_CPU,BASIC,CPUPOC_IMAX_100_120
639-1105	PCBA,MLB,K75F,3.60GHZ,CKD	K75F,3P60GHZ_CKD_CPU,BASIC,CPUPOC_IMAX_100_120
639-1104	PCBA,MLB,K75F,2.66GHZ,LFD	K75F,2P66GHZ_LFD_CPU,BASIC,CPUPOC_IMAX_100_120
639-1106	PCBA,MLB,K75F,2.93GHZ,LFD	K75F,2P93GHZ_LFD_CPU,BASIC,CPUPOC_IMAX_100_120

BOM GROUPS

BOM_GROUP	BOM_OPTIONS
BASIC	COMMON,ALTERNATE,XDP,BETTER,MXM,XDP_CPU_BPM,INT_VREF,PCH_VRM,BUF_CLK,PRODUCTION
DEV_GROUP	XDP_CONN,LPCPLUS,MOJOMUX,CPU_TDIODE

CPU SOCKET & ILM SUB-BOMS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
511S0063	1	SOCKET,LGA1156,CPU-LF	U1000	CRITICAL	MOLEX_SOCKET
604-0942	1	ASSY, PURCHASED, ILM, MOLEX, K75	ILM	CRITICAL	MOLEX_SOCKET
511S0069	1	SOCKET,LGA1156,CPU-LF	U1000	CRITICAL	FOXCONN_SOCKET
604-0988	1	ASSY, PURCHASED, ILM, FOXCONN, K75	ILM	CRITICAL	FOXCONN_SOCKET

ALTERNATE SOCKET VENDORS MUST USE MATCHING ILM

BOM NUMBER	BOM NAME	BOM OPTIONS
607-6876	SUB ASSY,CPU SOCKET,K75F,MOLEX	MOLEX_SOCKET
607-6877	SUB ASSY,CPU SOCKET,K75F,FOXCONN	FOXCONN_SOCKET

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
607-6876	1	MOLEX CPU SOCKET AND ILM	SKT_ILM	CRITICAL	

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
607-6877	607-6876		SKT_ILM	FOXCONN ALTERNATIVE

BOARD STACK-UP

TOP	SIGNAL
2	GROUND
3	SIGNAL
4	POWER
5	POWER
6	SIGNAL
7	GROUND
BOTTOM	SIGNAL

COMMON

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S3828	1	IC,IMX PEAK B3 FWQ,DESKTOP,PCBGA,P425	U1800	CRITICAL	
359S0157	1	IC,SLG2AP108_CLK_GEN,CK505,QFN3	U2600	CRITICAL	BUF_CLK
341T0230	1	IC,EFI BOOTROM,K74/K75	U6100	CRITICAL	
338S0765	1	IC,XIO2211ZAY,1394B_PCIE,PHY/LINK	U4100	CRITICAL	
343S0485	1	IC,BCM5764M,68PIN QFN	U3700	CRITICAL	
341T0269	1	ENET 1MBIT FLASH,CII,K74/K75F	U3701	CRITICAL	
825-7122	1	MLB LABEL,48.0X4.8	X14	CRITICAL	

RAW: 335S0663

CPUS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S3911	1	CKD, SLBUD, PRQ. 3.20.73W, 1333, B1, 8M, LGR	CPU	CRITICAL	3P20GHZ_CKD_CPU
337S3910	1	CKD, SLBTM, PRQ. 3.60.73W, 1333, B1, 8M, LGR	CPU	CRITICAL	3P60GHZ_CKD_CPU
337S3810	1	LFD, SLBLC, PRQ. 2.66.95W, 1333, B1, 8M, LGR	CPU	CRITICAL	2P66GHZ_LFD_CPU
337S3861	1	LFD, SLBJG, PRQ. 2.93.95W, 1333, B1, 8M, LGR	CPU	CRITICAL	2P93GHZ_LFD_CPU


ALTERNATES

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0298	128S0293		C7460,C7461,C7462,C7463	
518S0811	518S0685		J9002	



K75F PARTS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-8600	1	SCH,K75F,MLB_MEMSWAP	SCH1		K75F
820-2901	1	PCBF,K75F,MLB_MEMSWAP	MLB1		K75F
341T0273	1	IC,SMC,K75F	U4900	CRITICAL	K75F

(338S0489 - BLNK

SYNC MASTER-MASTER		SYNC DATE-N/A	
PAGE TITLE			
BOM Configuration			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-8600		D
	REVISION		
A.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED			
PAGE		4 OF 110	
SHEET		4 OF 92	

D




D


C


B

A





PAGE TITLE		SYNC DATE=04/14/2010	
Power Conn / Alias		DRAWING NUMBER	051-8600
Apple Inc.		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	6 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	6 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE			
Holes			
 Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	7 OF 110
		SHEET	7 OF 92


8	7	6	5	4	3	2	1
UNUSED CPU SIGNALS				NC ON UNUSED SATA ALIASES			
<div>10 TP CPU RSVD<41..29> == NC CPU RSVD<41..29> MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>10 TP CPU RSVD<26..1> == NC CPU RSVD<26..1> MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>13 TP CPU FC AE38 == NC CPU FC AE38 MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>13 TP CPU FC AG40 == NC CPU FC AG40 MAKE_BASE=TRUE NO_TEST=TRUE</div>				<div>18 TP SATA D D2RN == NC SATA D D2RN MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP SATA D D2RP == NC SATA D D2RP MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP SATA D R2D CN == NC SATA D R2D CN MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP SATA D R2D CP == NC SATA D R2D CP MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP SATA E D2RN == NC SATA E D2RN MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP SATA E D2RP == NC SATA E D2RP MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP SATA E R2D CN == NC SATA E R2D CN MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP SATA E R2D CP == NC SATA E R2D CP MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP SATA F D2RN == NC SATA F D2RN MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP SATA F D2RP == NC SATA F D2RP MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP SATA F R2D CN == NC SATA F R2D CN MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP SATA F R2D CP == NC SATA F R2D CP MAKE_BASE=TRUE NO_TEST=TRUE</div>			
NC ON UNUSED PCI ALIASES				NC ON UNUSED DISPLAY ALIASES			
<div>20 TP PCI AD<31..0> == NC PCI AD<31..0> MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>20 TP PCI C BE L<3..0> == NC PCI C BE L<3..0> MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>20 TP PCI PAR == NC PCI PAR MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>20 TP PCI RESET L == NC PCI RESET L MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>21 TP PCIE CLK100M XDPP == NC PCIE CLK100M XDPP MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>21 TP PCIE CLK100M XDPN == NC PCIE CLK100M XDPN MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>21 TP DMI CLK100M LAP == NC DMI CLK100M LAP MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>21 TP DMI CLK100M LAN == NC DMI CLK100M LAN MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP LPC DREQ1 L == NC LPC DREQ1 L MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP LPC DREQ0 L == NC LPC DREQ0 L MAKE_BASE=TRUE NO_TEST=TRUE</div>				<div>18 TP HDA SDIN1 == NC HDA SDIN1 MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP HDA SDIN2 == NC HDA SDIN2 MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP HDA SDIN3 == NC HDA SDIN3 MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP PCIE CLK100M PE5P == NC PCIE CLK100M PE5P MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP PCIE CLK100M PE5N == NC PCIE CLK100M PE5N MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>20 TP NV RCOMP == NC NV RCOMP MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 PCIE CLK100M EXCARD P == NC PCIE CLK100M EXCARD P MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 PCIE CLK100M EXCARD N == NC PCIE CLK100M EXCARD N MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>20 TP USB 7N == NC USB 7N MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>20 TP USB 7P == NC USB 7P MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>20 TP USB 6N == NC USB 6N MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>20 TP USB 6P == NC USB 6P MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>20 TP USB 1N == NC USB 1N MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>20 TP USB 1P == NC USB 1P MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>20 TP USB 3N == NC USB 3N MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>20 TP USB 3P == NC USB 3P MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>20 TP USB 5N == NC USB 5N MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>20 TP USB 5P == NC USB 5P MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>20 TP USB 9N == NC USB 9N MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>20 TP USB 9P == NC USB 9P MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>20 TP USB 10N == NC USB 10N MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>20 TP USB 10P == NC USB 10P MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>20 TP USB 11N == NC USB 11N MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>20 TP USB 11P == NC USB 11P MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>20 TP USB 12N == NC USB 12N MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>20 TP USB 12P == NC USB 12P MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>20 TP USB 13N == NC USB 13N MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>20 TP USB 13P == NC USB 13P MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 PCIE EXCARD D2R P == NC PCIE EXCARD D2R P MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 PCIE EXCARD D2R N == NC PCIE EXCARD D2R N MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 PCIE EXCARD R2D C P == NC PCIE EXCARD R2D C P MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 PCIE EXCARD R2D C N == NC PCIE EXCARD R2D C N MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP SDVO TVCLKINN == NC SDVO TVCLKINN MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP SDVO TVCLKINP == NC SDVO TVCLKINP MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP SDVO STALLN == NC SDVO STALLN MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP SDVO STALLP == NC SDVO STALLP MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP SDVO INTN == NC SDVO INTN MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP SDVO INTP == NC SDVO INTP MAKE_BASE=TRUE NO_TEST=TRUE</div>			
NC ON UNUSED NAND ALIASES				NC ON UNUSED SIGNAL ALIAS			
<div>20 TP NV CE L<3..0> == NC NV CE L<3..0> MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>20 TP NV DQS<1..0> == NC NV DQS<1..0> MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>20 TP NV DQ<15..0> == NC NV DQ<15..0> MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>20 TP NV RB L == NC NV RB L MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>20 TP NV WR RE L<1..0> == NC NV WR RE L<1..0> MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>20 TP NV WE CK L<1..0> == NC NV WE CK L<1..0> MAKE_BASE=TRUE NO_TEST=TRUE</div>				<div>18 TP DP IG B MLN<3..0> == NC DP IG B MLN<3..0> MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP DP IG B MLP<3..0> == NC DP IG B MLP<3..0> MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP DP IG B AUX N == NC DP IG B AUXN MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP DP IG B AUX P == NC DP IG B AUXP MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP DP IG B HPD == NC DP IG B HPD MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP DP IG B DDC CLK == NC DP IG B CTRL CLK MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP DP IG B DDC DATA == NC DP IG B CTRL DATA MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP DP IG C MLN<3..0> == NC DP IG C MLN<3..0> MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP DP IG C MLP<3..0> == NC DP IG C MLP<3..0> MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP DP IG C AUX N == NC DP IG C AUXN MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP DP IG C AUX P == NC DP IG C AUXP MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP DP IG C HPD == NC DP IG C HPD MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP DP IG C CTRL CLK == NC DP IG C CTRL CLK MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP DP IG C CTRL DATA == NC DP IG C CTRL DATA MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP DP IG D MLN<3..0> == NC DP IG D MLN<3..0> MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP DP IG D MLP<3..0> == NC DP IG D MLP<3..0> MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP DP IG D AUXN == NC DP IG D AUXN MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP DP IG D AUXP == NC DP IG D AUXP MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP DP IG D HPD == NC DP IG D HPD MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP DP IG D CTRL CLK == NC DP IG D CTRL CLK MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP DP IG D CTRL DATA == NC DP IG D CTRL DATA MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP GFX VID<0..6> == NC GFX VID<0..6> MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP GFX VSENSE N == NC GFX VSENSE N MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>18 TP GFX VSENSE P == NC GFX VSENSE P MAKE_BASE=TRUE NO_TEST=TRUE</div>			
NC ON UNUSED MISC ALIASES				NOTICE OF PROPRIETARY PROPERTY:			
<div>25 TP JTAG XDP TRST L == NC JTAG XDP TRST L MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>21 TP PCH PWM0 == NC PCH PWM0 MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>21 TP PCH PWM1 == NC PCH PWM1 MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>21 TP PCH PWM2 == NC PCH PWM2 MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>21 TP PCH PWM3 == NC PCH PWM3 MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>21 TP PCH SST == NC PCH SST MAKE_BASE=TRUE NO_TEST=TRUE</div>				THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
NC ON UNUSED MEM ALIASES				DRAWING NUMBER 051-8600 REVISION A.0.0 PAGE 8 OF 110 SHEET 8 OF 92			
8	7	6	5	4	3	2	1







PAGE TITLE		CPU DMI / PEG / FDI / RSVD	
 Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I I I ALL RIGHTS RESERVED		PAGE	10 OF 110
		SHEET	10 OF 92








U1000
LYNNFIELD
LGA1156-SKT
(10 OF 10)
OMIT


VCC

NCTF




=PPVCORE_S0_CPU 6 13 16
=PPVTT_S0_CPU 6 11 16 46 64
(Controlled by VTT_SELECT pin)

U1000
LYNNFIELD
LGA1156-SKT
(6 OF 10)
OMIT




U1000
LYNNFIELD
LGA1156-SKT
(7 OF 10)



=PPVAXG_S0_CPU 17 6
THIS SUPPLY IS NEEDED ONLY FOR SYSTEM WITH DALE 10

U1000
LYNNFIELD
LGA1156-SKT
(7 OF 10)





1.1V RAIL POWER
CPU CORE SUPPLY


POWER


CPU VIDS


SENSE LINES




SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE			
CPU POWER			
 Apple Inc.		DRAWING NUMBER	051-8600
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		BRANCH	
		PAGE	13 OF 110
		SHEET	13 OF 92






SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE			
STRAPS,PULL UPS,PULL DOWNS FOR PCH AND CPU			
 Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	15 OF 110
		SHEET	15 OF 92



CPU Vcore DECOUPLING

INTEL RECOMMENDATION 17X 22UF 0805




BULK CAPS ON CPU VREG PAGE 74

VTT (CPU Uncore) DECOUPLING

8X 22UF 0805, 7X 10UF 0805 INTEL RECOMMENDATION 9X22UF 0805


PLACEMENT_NOTE (C1650-C1657):

Place under socket cavity on secondary side.



PLACEMENT_NOTE (C1660-C1666):


Place at edge of socket.



BULK CAPS ON CPU VREG PAGE 72


Memory (CPU VCCDDR) DECOUPLING

2x 22uF 0805, 5x 1uF 0402




PLL (CPU VCCSFR) DECOUPLING

1x 22uF 0805, 1x 4.7uF 0603, 1x 2.2uF 0402, 2x 1uF 0402



CPU Power On Configuration (POC) Straps

Intel recommends all option straps should be provided in layout



VID[2:0] = FUNCTION MSI[2:0] DEFAULT (110)
VID[5:3] = IMON CONFIG DEFAULT (101)
VID[6] = Reserved (0)
VID[7] = VRD SELECT (0)
PSI# = Reserved (0)

MSI - MARKET SEGMENT IDENTIFICATION
PREVENTS THE PLATFORM BOOTING USING A HIGHER POWERED CPU

BOM GROUP	IMAX @ 900mV	CPU Gain Setting	BOM OPTIONS	Equivalent Gain
CPUPOC_IMAX_DIS		000	CPUPOC3D,CPUPOC4D,CPUPOC5D	
CPUPOC_IMAX_0_40	40A	001	CPUPOC3D,CPUPOC4D,CPUPOC5U	45
CPUPOC_IMAX_40_60	60A	010	CPUPOC3D,CPUPOC4U,CPUPOC5D	30
CPUPOC_IMAX_60_80	80A	011	CPUPOC3D,CPUPOC4U,CPUPOC5U	22.5
CPUPOC_IMAX_80_100	100A	100	CPUPOC3U,CPUPOC4D,CPUPOC5D	18
CPUPOC_IMAX_100_120	120A	101	CPUPOC3U,CPUPOC4D,CPUPOC5U	15
CPUPOC_IMAX_120_140	140A	110	CPUPOC3U,CPUPOC4U,CPUPOC5D	12.857
CPUPOC_IMAX_140_180	180A	111	CPUPOC3U,CPUPOC4U,CPUPOC5U	10

NOTE: BOM Configurations should not call out CPUPOCnU/D BOMOPTIONS directly.
Instead call out appropriate BOM GROUP defined in tables above.

SYNC MASTER=K75F MLB

SYNC DATE=04/14/2010

CPU NON-GFX DECOUPLING

Apple Inc.

051-8600

A.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

16 OF 110

16 OF 92

D

C

B


A

D

C


B


A





SYNC MASTER=K75F MLB


SYNC DATE=04/14/2010


PAGE TITLE CPU/PCH GFX DECOUPLING		
 Apple Inc.	DRAWING NUMBER 051-8600	SIZE D
	REVISION A.0.0	BRANCH
	NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
	PAGE 17 OF 110	SHEET 17 OF 92























PAGE TITLE		DRAWING NUMBER		SIZE	
CLOCK (CK505)		051-8600		D	
 Apple Inc.		REVISION		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		26 OF 110	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		26 OF 92	
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					


RTC Power Sources



PCH RTC Crystal




PCH 25MHz Crystal





PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0004	1	RES,0,5%,0402	C2816	


Reset Button





Platform Reset Connections


Unbuffered






SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE			
DDR3 VREF MARGINING			
 Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	29 OF 110
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	28 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=K75F_MLB		SYNC DATE=04/14/2010	
PAGE TITLE			
MEMORY CAPS			
 Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	30 OF 110
		SHEET	29 OF 92




Page Notes

- Power aliases required by this page:
- PPIV5_S0_MEM_A
 - PPIV5_S3_MEM_A
 - PPOV75_S0_MEM_VTT_A
 - PPSPD_S0_MEM_A (2.5 - 3.3V)
- Signal aliases required by this page:
- I2C_SODIMMA_SCL - ALL DQ, DQS, DM SIGNALS TO FACILITATE BITSNAPS WITH ALIASES
 - I2C_SODIMMA_SDA
- ROM options provided by this page:
- (NONE)


SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE			
DDR3 SO-DIMMs 0 & 2			
Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		31 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		30 OF 92	
IV ALL RIGHTS RESERVED			







SYNC_MASTER=K75F_MLB		SYNC_DATE=04/14/2010	
PAGE TITLE		PCI-E Wireless Connector	
DRAWING NUMBER		051-8600	SIZE D
REVISION		A.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY:		PAGE 34 OF 110	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET 33 OF 92	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


USB HUB-1



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0721	2	SMSC USX2061-AEZG	U3500,U3600	CRITICAL	


SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE			
USB HUB 1			
	Apple Inc.	DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		35 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		4 OF 92	
IV ALL RIGHTS RESERVED			




SYNC_MASTER=K75F_MLB		SYNC_DATE=04/14/2010	
PAGE TITLE			
USB HUB 2			
 Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	36 OF 110
		SHEET	35 OF 92

Power aliases required by this page:

- PP3V3_ENET (CAESAR II)
- =PP1V2_ENET



SYNCH MASTER=K75F MLB		SYNCH DATE=04/14/2010	
PAGE TITLE			
ETHERNET (CAESAR II)			
	Apple Inc.		DRAWING NUMBER 051-8600
			SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I I ALL RIGHTS RESERVED		37 OF 110	
		SHEET 36 OF 92	

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



C


B





D



B







6 =PP3V3 FWRS0 FWXIO
41 40 39 6 =PP3V3 FW FWPHY

Power Aliases:
FW_FWPHY nets are PHY power, and for multi-port systems must come from bus power.
FWRS0_FWXIO nets are OHCI/PCIE power, and can be S0.
For single-port systems, all FW power should be tied together and powered by S0 or by the 5K pull-down device detect circuit.

PLACEMENT_NOTE=Place C4140 close to U1400
PLACEMENT_NOTE=Place C4141 next to C4140

84 18 PCIE FW R2D C P C4140 1 2 10% 16V XSR 402
0.1uF
84 18 PCIE FW R2D C N C4141 1 2 10% 16V XSR 402
0.1uF
84 18 PCIE FW D2R P C4145 1 2 10% 16V XSR 402
0.1uF
84 18 PCIE FW D2R N C4146 1 2 10% 16V XSR 402
0.1uF
PLACEMENT_NOTE=Place C4145 close to UA200
PLACEMENT_NOTE=Place C4146 next to C4145

Single-port:
PC[0:2] = '000'
Multiple-ports:
PC[0:2] = '100'
Alias =FWPHY_PC0
as appropriate

DS2 hard-strapped to 1,
page assumes no more than
2 FW800 connectors
Strap DSx high on unused ports.

SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE			
FireWire LLC/PHY (XIO2213B)			
Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	41 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	39 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


D



B

A

A








PHY requires 1uF, not 0.33uF spec value.


quires





86 39

SYNCH MASTER=K75F MLB		SYNCH DATE=04/14/2010	
PAGE TITLE			
FW: 1394B MISC			
	Apple Inc.		DRAWING NUMBER 051-8600
			REVISION A.0.0
			BRANCH
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 42 OF 110	
		SHEET 40 OF 92	



SYNCH MASTER=K75F MLB		SYNCH DATE=04/14/2010	
PAGE TITLE			
SATA Connectors			
		DRAWING NUMBER	SIZE
Apple Inc.		051-8600	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE			
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		45 OF 110	
I NOT TO REPRODUCE OR COPY IT			
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
ALL RIGHTS RESERVED		42 OF 92	



SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE			
EXTERNAL USB CONNECTORS			
 Apple Inc.		DRAWING NUMBER	051-8600
		D	
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	
		PAGE	46 OF 110
		SHEET	43 OF 92

D



B





D




B



1



```
SMC_PB3:
_____
SMC_IG_THROTTLE_L for MG systems.
Otherwise, TP/NC okay (was ISENSE_CAL_EN)
```

SYNCH MASTER-K75F MLB		SYNCH DATE=04/14/2010	
PAGE TITLE			
SMC			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-8600	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
BRANCH		PAGE	
		49	OF 110
SHEET		45	OF 92




8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---




C



A

A



D

C

B




A

D


C

B


A




CPU Voltage Sense / Filter



CPU CURRENT SENSE AMP & FILTER



SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE			
CPU POWER SENSE			
 Apple Inc.		DRAWING NUMBER	051-8600
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		BRANCH	
		PAGE	53 OF 110
		SHEET	49 OF 92

D

C

B

A


D

C

B


A

1.5V S3 VOLTAGE SENSE



MXM PWRSRC CURRENT SENSE

MXM PWRSRC VOLTAGE SENSE



D



B




D



B





DRAWING NUMBER		3
051-8600		
REVISION		
A.0.0		
BRANCH		
PAGE		
55 OF 110		
SHEET		
51 OF 92		





SYNC MASTER=K75F MLB

SYNC DATE=04/14/2010

HD AND OD FAN		
 Apple Inc.	DRAWING NUMBER	051-8600
	REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH
		PAGE
		SHEET



SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE			
CPU FAN			
 Apple Inc.	DRAWING NUMBER		SHEET
	051-8600		D
	REVISION		
A.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		PAGE	
		57 OF 110	
SHEET			
53 OF 92			



PAGE TITLE		PAGE NUMBER	
AUDIO: CODEC/REGULATOR		051-8600	
Apple Inc.		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		62 OF 110	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		55 OF 92	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

C

B

A


D


C


B

A

1ST ORDER DAC FILTER PLACEHOLDER





SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE			
AUDIO: FILTER/BUFFER			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-8600		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		BRANCH
	A.0.0		
PAGE		63 OF 110	
SHEET		56 OF 92	





TWEETER SPEAKER AMPLIFIER
MAX9736B APN:353S2042


GAIN = -4.8(20K/17.4K) TURN ON TIME: 110MS
CODEC OUT = 1.335VRMS TURN ON DELAY: 150MS
AMP VOUT = 7.355VRMS RIN = 17.4 OHMS
FC = 19.5 HZ
POUT = 6.76 W INTO 8 OHMS @ 1% THD+N


SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE			
AUDIO: Tweeter Amp 1			
 Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	64 OF 110
		SHEET	57 OF 92







SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE			
AUDIO: Detects/Grounding			
 Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
		BRANCH	
		PAGE	67 OF 110
		SHEET	60 OF 92
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			



SLP_S4 ENABLES

State	Manageability	SMC_PM_G2_ENABLE	PM_S4_STATE_L	PM_SLP_S3_L	PM_SLP_S4_L	PM_SLP_M_L
Run (S0/M0)	N/A	1	1	1	1	1
Sleep (S3/M1)	On	1	1	0	1	1
Soft-Off (S5/M1)	On	1	0	0	1	1
Sleep (S3/M-Off)	Off	1	1	0	1	0
Soft-Off (S5/M-Off)	Off	1	0	0	0	0
Battery Off (G3Hot)	N/A	0	0	0	0	0

SLP_S3 ENABLES

SLP_M ENABLES

THIS SLP_M CIRCUIT IS A BACKUP IN CASE VCC_ME IS REQUIRED IN ANY STATE OTHER THAN S0. DELETE AFTER PROTO1

SYNC MASTER=K75F MLB

SYNC DATE=04/14/2010

POWER SEQUENCING ENABLES

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-8600

REVISION
A.0.0

PAGE
69 OF 110

SHEET
62 OF 92

SIZE
D

D

C

B

A


D

C

B


A

PGOOD COMPARATORS FOR PP1V8_S0 AND PP12V_S0





ME PGOOD SEQUENCE


DELAY REQUIREMENTS
8.3 MS ON RISE/ 2.8MS ON FALL
COMPONENT VALUES FROM CRB
NEED TO VERIFY TIMINGS



DISABLE CPUVTT_REG_PGOOD WHEN SLP_S3_L = 0 (PER PIKETON PDG)




S0 RAILS PGOOD





ALL_SYS_PWRGD CIRCUIT


ASK INTEL: NEED 100K PULL-DOWN?

PAGE TITLE		PAGE NUMBER	
POWER SEQUENCING PGOOD		70 OF 110	
DRAWING NUMBER		REVISION	
051-8600		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		70 OF 110	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT		63 OF 92	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

[illegible]





SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE			
VREG: CPU CORE -		PHASES 1-3	
 Apple Inc.	DRAWING NUMBER	051-8600	SIZE D
	REVISION	A.0.0	
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	72 OF 110		
SHEET	65 OF 92		



IBEX PEAK CORE REG 1.05V OUTPUT = PP1V05_S0_REG

PP1V05_S0_REG
VOUT = 1.05V
PEAK = 7.5A
AVG = 3A



PAGE TITLE			
IBEX PEAK CORE			
 Apple Inc.	DRAWING NUMBER	051-8600	SIZE D
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	76 OF 110
		SHEET	68 OF 92

D

D



C


B

B

A


A

1.5 V DDR SUPPLY



PPDDR_S3_REG
VOUT = 1.5V
PEAK = 11A
AVG = 6.7A

1.8 V SUPPLY



$$Vo = 0.8 * (1 + Ra/Rb)$$
$$Vo = 0.8 * (1 + 59/47) = 1.804V$$

SYNC MASTER=K75F MLB

SYNC DATE=04/14/2010

1.5V / 1.8V VREGS

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8600

REVISION

A.0.0

PAGE

78 OF 110

SHEET

70 OF 92

D

C

B

A

D


C

B

A


3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC VRef generator



1.05V S5 SUPPLY

REMOVE for K60/K61



SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE			
1.05 S5 SUPPLY			
	Apple Inc.	DRAWING NUMBER	051-8600
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		BRANCH	
		PAGE	79 OF 110
		SHEET	71 OF 92

Power aliases required by this page:


- =PP3V3_S0_MXM
- =PP5V_S0_MXM
- =PPFV_S0_MXM_PWRSRC

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

- MXM





Page Notes

Power aliases required by this page:
- =PP3V3_S0_MXM

Signal aliases required by this page:
- =SMB_MXM_THRM_DATA - =PM_MXM_PGOOD_PULLUP
- =SMB_MXM_THRM_CLK


BOM options provided by this page:

PULLUPS & PULLDOWNS AT MXM CONNECTOR




FLOAT = NORMAL VGA MODE
GND = SECONDARY DISPLAY CARD

FLOAT = LOW SWING
GND = HIGH SWING



MXM SYSTEM INFORMATION ROM

PLACE CLOSE TO J7800



PAGE TITLE		SYNC MASTER=K75F_MLB		SYNC DATE=04/14/2010	
MXM I/O		DRAWING NUMBER		SIZE	
Apple Inc.		051-8600		D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION		BRANCH	
		A.0.0			
		PAGE		SHEET	
		85 OF 110		74 OF 92	

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

Page Notes

Power aliases required by this page:
- =PF3V3_S0_DP

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Unused MXM Interfaces

Unused MXM DP Interfaces

Display: Aliases

SYNC_MASTER=K75F_MLB SYNC_DATE=04/14/2010

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-8600	3.0.0
SCALE	SHT	OF
NONE	76	92

Page Notes

Power aliases required by this page:

- =PP12V_S0_LCD
- =PP3V3_S0_VIDEO


Signal aliases required by this page:


(NONE)


BOM options provided by this page:

IG, MXM, MLB_PNL_PWR, LCD_PNL_PWR


INTERNAL DP INTERFACE




SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE			
Display: Int DP Connector			
 Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	90 OF 110
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	77 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




DisplayPort Mux 1
Analog mux at External Connector

SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE			
Display: BiDiVi Mux1			
 Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	91 OF 110
		SHEET	78 OF 92

D
C
B
A



D
C
B
A

SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE			
Display: Ext DP Connector			
 Apple Inc.		DRAWING NUMBER	051-8600
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		BRANCH	
		PAGE	94 OF 110
		SHEET	80 OF 92

PCI-Express

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=4X_DIELECTRIC	?
CLK_PCIE	*	0.5 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	TOP,BOTTOM	=4X_DIELECTRIC	?

CPU

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	-50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD























SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?
CPU_ITP	*	0.2 MM	?
CPU_RCOMP	*	0.2 MM	?

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=5X_DIELECTRIC	?


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	TOP, BOTTOM	=5X_DIELECTRIC	?

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
FDI_MISC				
		CPU_50R	CPU_A0TT	FDI_FSYNC<1..0>
		CPU_50R	CPU_A0TT	FDI_LSYNC<1..0>
		CPU_50R	CPU_A0TT	FDI_INT
SATA_SSD				
		SATA_85D	SATA	SATA_SSD R2D C P
		SATA_85D	SATA	SATA_SSD R2D C N
		SATA_85D	SATA	SATA_SSD R2D P
		SATA_85D	SATA	SATA_SSD R2D N
		SATA_85D	SATA	SATA_SSD D2R P
		SATA_85D	SATA	SATA_SSD D2R N
		SATA_85D	SATA	SATA_SSD D2R C P
		SATA_85D	SATA	SATA_SSD D2R C N
CLOCKS				
		CLK_PCIE100D	CLK_PCIE	DMI MIDBUS CLK100M P
		CLK_PCIE100D	CLK_PCIE	DMI MIDBUS CLK100M N
CPU_ITP				
		CPU_50R	CPU_ITP	XDP BPM L<7..0>
		CPU_50R	CPU_ITP	CPU_CFG<17..0>
		CPU_50R	CPU_ITP	XDP_OBSDATA A<3..0>
CPU_MISC				
		CPU_50R	CPU_B0C0P	CPU_PEG_COMP
		CPU_50R	CPU_B0C0P	CPU_PEG_RBIA5
		CPU_50R	CPU_B0C0P	CPU_COMP3
		CPU_50R	CPU_B0C0P	CPU_COMP2
		CPU_50R	CPU_B0C0P	CPU_COMP1
		CPU_50R	CPU_B0C0P	CPU_COMP0

ANY OTHER LYNNFIELD CONSTRAINTS NOT COVERED ON PAGES 101 AND 107 SHOULD GO ON THIS PAGE TOC

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
PCIE GRAPHICS			
1	PCIE_R5D	PCIE	
2	PCIE_R5D	PCIE	
3	PCIE_R5D	PCIE	
4	PCIE_R5D	PCIE	
5	PCIE_R5D	PCIE	
6	PCIE_R5D	PCIE	
7	PCIE_R5D	PCIE	
8	PCIE_R5D	PCIE	
9	PCIE_R5D	PCIE	
10	PCIE_R5D	PCIE	
11	PCIE_R5D	PCIE	
12	PCIE_R5D	PCIE	
13	PCIE_R5D	PCIE	
14	PCIE_R5D	PCIE	
15	PCIE_R5D	PCIE	
16	PCIE_R5D	PCIE	
17	PCIE_R5D	PCIE	
18	PCIE_R5D	PCIE	
19	PCIE_R5D	PCIE	
20	PCIE_R5D	PCIE	
21	PCIE_R5D	PCIE	
22	PCIE_R5D	PCIE	
23	PCIE_R5D	PCIE	
24	PCIE_R5D	PCIE	
25	PCIE_R5D	PCIE	
26	PCIE_R5D	PCIE	
27	PCIE_R5D	PCIE	
28	PCIE_R5D	PCIE	
29	PCIE_R5D	PCIE	
30	PCIE_R5D	PCIE	
31	PCIE_R5D	PCIE	
32	PCIE_R5D	PCIE	
33	PCIE_R5D	PCIE	
34	PCIE_R5D	PCIE	
35	PCIE_R5D	PCIE	
36	PCIE_R5D	PCIE	
37	PCIE_R5D	PCIE	
38	PCIE_R5D	PCIE	
39	PCIE_R5D	PCIE	
40	PCIE_R5D	PCIE	
41	PCIE_R5D	PCIE	
42	PCIE_R5D	PCIE	
43	PCIE_R5D	PCIE	
44	PCIE_R5D	PCIE	
45	PCIE_R5D	PCIE	
46	PCIE_R5D	PCIE	
47	PCIE_R5D	PCIE	
48	PCIE_R5D	PCIE	
49	PCIE_R5D	PCIE	
50	PCIE_R5D	PCIE	
51	PCIE_R5D	PCIE	
52	PCIE_R5D	PCIE	
53	PCIE_R5D	PCIE	
54	PCIE_R5D	PCIE	
55	PCIE_R5D	PCIE	
56	PCIE_R5D	PCIE	
57	PCIE_R5D	PCIE	
58	PCIE_R5D	PCIE	
59	PCIE_R5D	PCIE	
60	PCIE_R5D	PCIE	
61	PCIE_R5D	PCIE	
62	PCIE_R5D	PCIE	
63	PCIE_R5D	PCIE	
64	PCIE_R5D	PCIE	
65	PCIE_R5D	PCIE	
66	PCIE_R5D	PCIE	
67	PCIE_R5D	PCIE	
68	PCIE_R5D	PCIE	
69	PCIE_R5D	PCIE	
70	PCIE_R5D	PCIE	
71	PCIE_R5D	PCIE	
72	PCIE_R5D	PCIE	
73	PCIE_R5D	PCIE	
74	PCIE_R5D	PCIE	
75	PCIE_R5D	PCIE	
76	PCIE_R5D	PCIE	
77	PCIE_R5D	PCIE	
78	PCIE_R5D	PCIE	
79	PCIE_R5D	PCIE	
80	PCIE_R5D	PCIE	
81	PCIE_R5D	PCIE	
82	PCIE_R5D	PCIE	
83	PCIE_R5D	PCIE	
84	PCIE_R5D	PCIE	
85	PCIE_R5D	PCIE	
86	PCIE_R5D	PCIE	
87	PCIE_R5D	PCIE	
88	PCIE_R5D	PCIE	
89	PCIE_R5D	PCIE	
90	PCIE_R5D	PCIE	
91	PCIE_R5D	PCIE	
92	PCIE_R5D	PCIE	
93	PCIE_R5D	PCIE	
94	PCIE_R5D	PCIE	
95	PCIE_R5D	PCIE	
96	PCIE_R5D	PCIE	
97	PCIE_R5D	PCIE	
98	PCIE_R5D	PCIE	
99	PCIE_R5D	PCIE	
100	PCIE_R5D	PCIE	
101	PCIE_R5D	PCIE	
102	PCIE_R5D	PCIE	
103	PCIE_R5D	PCIE	
104	PCIE_R5D	PCIE	
105	PCIE_R5D	PCIE	
106	PCIE_R5D	PCIE	
107	PCIE_R5D	PCIE	
108	PCIE_R5D	PCIE	
109	PCIE_R5D	PCIE	
110	PCIE_R5D	PCIE	
111	PCIE_R5D	PCIE	
112	PCIE_R5D	PCIE	
113	PCIE_R5D	PCIE	
114	PCIE_R5D	PCIE	
115	PCIE_R5D	PCIE	
116	PCIE_R5D	PCIE	
117	PCIE_R5D	PCIE	
118	PCIE_R5D	PCIE	
119	PCIE_R5D	PCIE	
120	PCIE_R5D	PCIE	
121	PCIE_R5D	PCIE	
122</			

SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE			
PCIE/DMI/FDI/SATA CONSTRAINTS			
 Apple Inc.		DRAWING NUMBER 051-8600	
		SIZE D	
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
BRANCH		PAGE	
		102 OF 110	
SHEET		84 OF 92	



PCH CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCH	*	0.2 MM	?
COMP_PCH	*	0.2 MM	?

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	0.2 MM	?

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	0.15 MM	?
CLK_LPC	*	0.2 MM	?

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	TOP,BOTTOM	=4X_DIELECTRIC	?

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2X_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2X_DIELECTRIC	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	0.2 MM	?

XTAL Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_XTAL	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
XTAL	*	=4X_DIELECTRIC	?

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
	PCI_55S	PCI	PCI REQ0 L
	PCI_55S	PCI	PCI REQ1 L
	CLK_PCI_55S	CLK_PCI	PCH CLK33M PCIOUT
	CLK_PCI_55S	CLK_PCI	PCH CLK33M PCIIN
	LPC_55S	LPC	LPC AD<3..0>
	LPC_55S	LPC	LPC FRAME L
	CLK_LPC_55S	CLK_LPC	LPC CLK33M SMC R
	CLK_LPC_55S	CLK_LPC	LPC CLK33M SMC
	CLK_LPC_55S	CLK_LPC	LPC CLK33M LPCPLUS
	CLK_LPC_55S	PM	PM CLK32K SUSCLK R
	CLK_LPC_55S	PM	PM CLK32K SUSCLK
	CLK_LPC_55S	CLK_LPC	LPC CLK33M LPCPLUS R
	USB_90D	USB	USB EXTA P
	USB_90D	USB	USB EXTA N
	USB_90D	USB	USB PORT0 P
	USB_90D	USB	USB PORT0 N
	USB_90D	USB	USB EXTB P
	USB_90D	USB	USB EXTB N
	USB_90D	USB	USB PORT1 P
	USB_90D	USB	USB PORT1 N
	USB_90D	USB	USB EXTC P
	USB_90D	USB	USB EXTC N
	USB_90D	USB	USB PORT2 P
	USB_90D	USB	USB PORT2 N
	USB_90D	USB	USB EXTD P
	USB_90D	USB	USB EXTD N
	USB_90D	USB	USB D MUXED P
	USB_90D	USB	USB D MUXED N
	USB_90D	USB	USB PORT3 P
	USB_90D	USB	USB PORT3 N
	USB_90D	USB	USB CAMERA P
	USB_90D	USB	USB CAMERA N
	USB_90D	USB	USB CAMERA L P
	USB_90D	USB	USB CAMERA L N
	USB_90D	USB	USB BT P
	USB_90D	USB	USB BT N
	USB_90D	USB	USB BT L P
	USB_90D	USB	USB BT L N
	USB_90D	USB	USB IR P
	USB_90D	USB	USB IR N
	USB_90D	USB	USB IR L P
	USB_90D	USB	USB IR L N
	USB_90D	USB	USB SDCARD P
	USB_90D	USB	USB SDCARD N
	USB_90D	USB	USB SDCARD L P
	USB_90D	USB	USB SDCARD L N
	USB_90D	USB	USB WM P
	USB_90D	USB	USB WM N
	USB_90D	USB	USB WM L P
	USB_90D	USB	USB WM L N
	USB_90D	USB	USB MINI P
	USB_90D	USB	USB MINI N
	USB_90D	USB	USB BRCRYPT P
	USB_90D	USB	USB BRCRYPT N
	CLK_XTAL	XTAL	PCH CLK32K RTCX1
	CLK_XTAL	XTAL	PCH CLK32K RTCX2
	CLK_XTAL	XTAL	CK505 XTAL IN
	CLK_XTAL	XTAL	CK505 XTAL OUT
	CLK_PCH_55S	CLK_PCH	PCH CLK14P3M REFCLK
	USB_90D	USB	USB BRCRYPT L P
	USB_90D	USB	USB BRCRYPT L N
	USB_90D	USB	USB HUB1 UP P
	USB_90D	USB	USB HUB1 UP N
	USB_90D	USB	USB HUB2 UP P
	USB_90D	USB	USB HUB2 UP N


ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
	SPI_55S	SPI	SPI CLK R
	SPI_55S	SPI	SPI CLK
	SPI_55S	SPI	SPI MOSI R
	SPI_55S	SPI	SPI MOSI
	SPI_55S	SPI	SPI MISO
	SPI_55S	SPI	SPI MISO R
	SPI_55S	SPI	SPI CS0 R L
	SPI_55S	SPI	SPI CS0 L
	SPI_55S	SPI	SPI MLB CS L
	SPI_55S	SPI	SPI ALT CS L
	SPI_55S	SPI	SPI ALT MOSI
	SPI_55S	SPI	SPI ALT MISO
	SPI_55S	SPI	SPI ALT CLK
	HDA_55S	HDA	HDA BIT CLK
	HDA_55S	HDA	HDA BIT CLK R
	HDA_55S	HDA	HDA RST L
	HDA_55S	HDA	HDA RST R L
	HDA_55S	HDA	HDA SDOUT
	HDA_55S	HDA	HDA SDOUT R
	HDA_55S	HDA	HDA SYNC
	HDA_55S	HDA	HDA SYNC R
	HDA_55S	HDA	HDA SDINO
	HDA_55S	HDA	AUD SDI R
	HDA_55S	HDA	AUD SPDIF IN
	HDA_55S	HDA	AUD SPDIF OUT
	HDA_55S	HDA	AUD SPDIF CHIP
	HDA_55S	HDA	AUD SPKR OUTLO1L NOUT
	HDA_55S	HDA	AUD SPKR OUTLO1L POUT
	HDA_55S	HDA	AUD SPKR OUTLO1R NOUT
	HDA_55S	HDA	AUD SPKR OUTLO1R POUT
	HDA_55S	HDA	AUD SPKR OUTLO2L NOUT
	HDA_55S	HDA	AUD SPKR OUTLO2L POUT
	HDA_55S	HDA	AUD SPKR OUTLO2R NOUT
	HDA_55S	HDA	AUD SPKR OUTLO2R POUT
	CLK_XTAL	XTAL	PCH CLK25M XTALOUT
	CLK_XTAL	XTAL	PCH CLK25M XTALIN
	PCH_55S	COMP_PCH	PCH USB RBIAS
	PCH_55S	COMP_PCH	PCH SATAICOMP
	PCH_55S	COMP_PCH	PCH XCLK BCOMP
	PCH_55S	COMP_PCH	PCH DMI COMP
	CLK_XTAL	XTAL	USB HUB1 XTAL1
	CLK_XTAL	XTAL	USB HUB1 XTAL2
	PCH_55S	COMP_PCH	USB HUB1 RBIAS
	CLK_XTAL	XTAL	USB HUB2 XTAL1
	CLK_XTAL	XTAL	USB HUB2 XTAL2
	PCH_55S	COMP_PCH	USB HUB2 RBIAS

SYNC MASTER=K75F MLB

SYNC DATE=04/14/2010

PAGE TITLE

IBEX PEAK CONSTRAINTS

 Apple Inc.

DRAWING NUMBER
051-8600

REVISION
A.0.0

BRANCH

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE
103 OF 110

SHEET
85 OF 92

D

C

B

A

D

C

B

A

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	0.08MM	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
DISPLAYPORT	*	=3:1_SPACING	?

PAIRS SHOULD BE WITHIN 100 MILS OF CLOCK LENGTH.
DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.
DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.
Max length of LVDS/DisplayPort/TMDS traces: 12 inches.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
ASSIGNED IN CONT. MGR.	ne_85d	DISPLAYPORT	DP ML CONN P<3..0>	80
	ne_85d	DISPLAYPORT	DP ML CONN N<3..0>	80
	ne_85d	DISPLAYPORT	DP INT LINK CONN P<3..0>	77
	ne_85d	DISPLAYPORT	DP INT LINK CONN N<3..0>	77
	ne_85d	DISPLAYPORT	DP INT LINK P<3..0>	77 79
	ne_85d	DISPLAYPORT	DP INT LINK N<3..0>	77 79
	ne_85d	DISPLAYPORT	DP INT AUXCH P	77 79
	ne_85d	DISPLAYPORT	DP INT AUXCH N	77 79
	ne_85d	DISPLAYPORT	DP EXT LINK P<3..0>	78 80
	ne_85d	DISPLAYPORT	DP EXT LINK N<3..0>	78 80
	ne_85d	DISPLAYPORT	DP EXT AUXCH P	78 80 81
	ne_85d	DISPLAYPORT	DP EXT AUXCH N	78 80 81
	ne_85d	DISPLAYPORT	DP EXT LINK C P<3..0>	78
	ne_85d	DISPLAYPORT	DP EXT LINK C N<3..0>	78
	ne_85d	DISPLAYPORT	MXM DP A ML P<3..0>	73 78
	ne_85d	DISPLAYPORT	MXM DP A ML N<3..0>	73 78
	ne_85d	DISPLAYPORT	MXM DP A AUX C P	78
	ne_85d	DISPLAYPORT	MXM DP A AUX C N	78
	ne_85d	DISPLAYPORT	MXM DP A AUX P	73 78
	ne_85d	DISPLAYPORT	MXM DP A AUX N	73 78
	ne_85d	DISPLAYPORT	MXM DP C ML P<3..0>	73 79
	ne_85d	DISPLAYPORT	MXM DP C ML N<3..0>	73 79
	ne_85d	DISPLAYPORT	MXM DP C AUX P	73 79
	ne_85d	DISPLAYPORT	MXM DP C AUX N	73 79
	ne_85d	DISPLAYPORT	MXM DP C AUX C P	79
	ne_85d	DISPLAYPORT	MXM DP C AUX C N	79
	ne_85d	DISPLAYPORT	DP MUX P<3..0>	78 79
	ne_85d	DISPLAYPORT	DP MUX N<3..0>	78 79
	ne_85d	DISPLAYPORT	DP MUX AUXCH P	78 79
	ne_85d	DISPLAYPORT	DP MUX AUXCH N	78 79
	ne_85d	DISPLAYPORT	DP EQLZ AUXCH P	79
	ne_85d	DISPLAYPORT	DP EQLZ AUXCH N	79
	ne_85d	DISPLAYPORT	MXM DP A ML C P<3..0>	78
	ne_85d	DISPLAYPORT	MXM DP A ML C N<3..0>	78
	ne_85d	DISPLAYPORT	MXM DP C ML C P<3..0>	79
	ne_85d	DISPLAYPORT	MXM DP C ML C N<3..0>	79
	ne_85d	DISPLAYPORT	DP TX EQ AUXCH P	78
	ne_85d	DISPLAYPORT	DP TX EQ AUXCH N	78
	ne_85d	DISPLAYPORT	MXM DP A ML EO P<3..0>	78
	ne_85d	DISPLAYPORT	MXM DP A ML EO N<3..0>	78


UNUSED VIDEO NET PHYSICAL CONSTRAINTS				
	ne_85d	DISPLAYPORT	MXM DP B AUX P	73 76
	ne_85d	DISPLAYPORT	MXM DP B AUX N	73 76
	ne_85d	DISPLAYPORT	MXM DP D AUX P	73 76
	ne_85d	DISPLAYPORT	MXM DP D AUX N	73 76
	ne_85d	DISPLAYPORT	MXM LVDS A CLK P	74 76
	ne_85d	DISPLAYPORT	MXM LVDS A CLK N	74 76
	ne_85d	DISPLAYPORT	MXM LVDS B CLK P	74 76
	ne_85d	DISPLAYPORT	MXM LVDS B CLK N	74 76
	ne_85d	DISPLAYPORT	MXM DP B ML P<3..0>	73 76
	ne_85d	DISPLAYPORT	MXM DP B ML N<3..0>	73 76
	ne_85d	DISPLAYPORT	MXM DP D ML P<3..0>	73 76
	ne_85d	DISPLAYPORT	MXM DP D ML N<3..0>	73 76
	ne_85d	DISPLAYPORT	MXM LVDS A DATA P<3..0>	74 76
	ne_85d	DISPLAYPORT	MXM LVDS A DATA N<3..0>	74 76
	ne_85d	DISPLAYPORT	MXM LVDS B DATA P<3..0>	74 76
	ne_85d	DISPLAYPORT	MXM LVDS B DATA N<3..0>	74 76

SYNC_MASTER=K75F_MLB

SYNC_DATE=04/14/2010

PAGE_TITLE

GRAPHICS CONSTRAINTS

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING_NUMBER051-8600

REVISIONA.0.0

BRANCH

PAGE105 OF 110

SHEET87 OF 92

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
THERMAL	*	*	4:1_SPACING
THERMAL	POWER	*	PWR_P2MM
THERMAL	GND	*	GND_P2MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
THERM_DIFF	*	1:1_DIFFPAIR
SNS_DIFF	*	1:1_DIFFPAIR

SMC SMBus Net Properties

		NET_TYPE		
ELECTRICAL_CONSTRAINT_SET		PHYSICAL	SPACING	
		CMPL 5.0G	CMPL	SMBUS SMC A S3 SCL 40
		CMPL 5.0G	CMPL	SMBUS SMC A S3 SDA 40
		CMPL 5.0G	CMPL	SMBUS SMC B S0 SCL 40
		CMPL 5.0G	CMPL	SMBUS SMC B S0 SDA 40
		CMPL 5.0G	CMPL	SMBUS SMC 0 S0 SCL 40
		CMPL 5.0G	CMPL	SMBUS SMC 0 S0 SDA 40
		CMPL 5.0G	CMPL	SMBUS SMC BSA SCL 40
		CMPL 5.0G	CMPL	SMBUS SMC BSA SDA 40
		CMPL 5.0G	CMPL	SMBUS SMC MGMT SCL 40 80
		CMPL 5.0G	CMPL	SMBUS SMC MGMT SDA 40 80
		CMPL 5.0G	CMPL	SMBUS SMC MGMT SCL 40 80
		CMPL 5.0G	CMPL	SMBUS SMC MGMT SDA 40 80
SDO		CMPL 5.0G	CMPL	SMBUS PCH S0 CLK 40
SDO		CMPL 5.0G	CMPL	SMBUS PCH S0 DATA 40
SDO		CMPL 5.0G	CMPL	SMBUS PCH CLK 10 40
SDO		CMPL 5.0G	CMPL	SMBUS PCH DATA 10 40
SDO		CMPL 5.0G	CMPL	SML PCH 0 CLK 10 40
SDO		CMPL 5.0G	CMPL	SML PCH 0 DATA 10 40
SDO		CMPL 5.0G	CMPL	SML PCH 1 CLK 10 40
SDO		CMPL 5.0G	CMPL	SML PCH 1 DATA 10 40
SDO	CLK_XTAL		XTAL	SML XTAL 45 46
SDO	CLK_XTAL		XTAL	SMC XTAL 45 46

SMC THERMAL NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SEN	THERM DIFF	THERMAL	SNS T DP1 DN6	51 88
SEN	THERM DIFF	THERMAL	SNS T DN1 DP6	51 88
SEN	THERM DIFF	THERMAL	SNS T DP2 DN3	51
SEN	THERM DIFF	THERMAL	SNS T DN2 DP3	51
SEN	THERM DIFF	THERMAL	SNS T DN1 DP6	51
SEN	THERM DIFF	THERMAL	SNS T DP1 DN6	51 88
SEN	THERM DIFF	THERMAL	SNS T DP4 DN5	51
SEN	THERM DIFF	THERMAL	SNS T DN4 DP5	51
SEN	THERM DIFF	THERMAL	SNS LCD P	51 92
SEN	THERM DIFF	THERMAL	SNS LCD N	51 92
SEN	THERM DIFF	THERMAL	SNS ODD P	51 92
SEN	THERM DIFF	THERMAL	SNS ODD N	51 92
SEN	THERM DIFF	THERMAL	SNS CPU H_P	51
SEN	THERM DIFF	THERMAL	SNS CPU H_N	51
SEN	THERM DIFF	THERMAL	SNS SKIN_P	51 92
SEN	THERM DIFF	THERMAL	SNS SKIN_N	51 92
SEN	THERM DIFF	THERMAL	SNS AMB_P	51 92
SEN	THERM DIFF	THERMAL	SNS AMB_N	51 92
SEN	THERM DIFF	THERMAL	SNS MXM_P	51
SEN	THERM DIFF	THERMAL	SNS MXM_N	51
SEN	THERM DIFF	THERMAL	SNS CPU THERMD_P	10 51
SEN	THERM DIFF	THERMAL	SNS CPU THERMD_N	10 51
SEN		THERMAL	HDD OOB_TEMP_FILT	51 92
SEN		THERMAL	HDD OOB_TEMP	51
SEN		THERMAL	HDD OOB_TEMP_R	51
SEN		THERMAL	SMC HDD OOB_TEMP	51

SMC VOLTAGE/CURRENT NET PROPERTIES

[illegible]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SWITCHNODE	SWITCHNODE	BGA_P1MM	BGA_P2MM
SWITCHNODE	POWER	BGA_P1MM	BGA_P2MM
SWITCHNODE	GND	BGA_P1MM	BGA_P2MM
SWITCHNODE	*	BGA_P1MM	BGA_P2MM
SWITCHNODE	POWER	*	6:1_SPACING
SWITCHNODE	GND	*	6:1_SPACING
SWITCHNODE	*	*	SWITCHNODE

POWER NET PROPERTIES

		SET_TYPE			
		PHYSICAL	SPACING	VOLTAGE	
R901	POWER	SWITCHNODE	1.5V	VR CPU PHASE1	65
R902	POWER	SWITCHNODE	1.5V	VR CPU PHASE2	65
R903	POWER	SWITCHNODE	1.5V	VR CPU PHASE3	65
R904	POWER	SWITCHNODE	1.5V	VR CPU PHASE4	65
R905	POWER	SWITCHNODE	3.3V	P3V3S5 REG PHASE	69
R906	POWER	SWITCHNODE	5V	P5V3S3 REG PHASE	69
R907	POWER	SWITCHNODE	1.1V	VTT REG PHASE1	67
R908	POWER	SWITCHNODE	1.1V	VTT REG PHASE2	67
R909	POWER	SWITCHNODE	3.4V	P3V42G3H SW	71
R910	POWER	SWITCHNODE	1.05V	PCHCORE REG PHASE	68
R911	POWER	SWITCHNODE	1.05V	PIV05_S5 REG PHASE	71
R912	POWER	SWITCHNODE	1.5V	DDR REG PHASE	70
R913	POWER	SWITCHNODE	1.8V	PIV8 REG PHASE	70
R914	POWER	POWER	1.5V	PP0V75 S3 MEM VREFCA A	28 30
R915	POWER	POWER	1.5V	PP0V75 S3 MEM VREFCA B	28 31
R916	POWER	POWER	1.5V	PP0V75 S3 MEM VREFQA A	28 30
R917	POWER	POWER	1.5V	PP0V75 S3 MEM VREFQA B	28 31
R918	POWER	POWER	1.2V	PP12V S0 CPUVTT FLTD	
R919	POWER	POWER	1.2V	PP12V AUD SPKRAM PLANE	57 58 6
R920	POWER	POWER	1.2V	PP12V LCD	77
R921	POWER	POWER	1.2V	PP12V LCD CONN	77
R922	POWER	POWER	1.2V	PP12V S0	6 63
R923	POWER	POWER	1.2V	PP12V S0 CPU FLTRD	64 65 66
R924	POWER	POWER	1.2V	PP12V S0 FAN0 L	52 92
R925	POWER	POWER	1.2V	PP12V S0 FAN1 L	52 92
R926	POWER	POWER	1.2V	PP12V S0 FAN2 L	53 92
R927	POWER	POWER	1.2V	PP12V G3H	6 71
R928	POWER	POWER	1.2V	PP12V G3H R	71
R929	POWER	POWER	1.2V	PP12V S5	6
R930	POWER	POWER	1.2V	P12V S0 FW	
R931	POWER	POWER	1.2V	P12V S0 FW CL	
R932	POWER	POWER	1.2V	P12V S0 FW D	
R933	POWER	POWER	1.2V	P12V S0 FW R	
R934	POWER	POWER	1.2V	FW PORT0 VP	41
R935	POWER	POWER	1.2V	FW PORT0 VP F	41
R936	POWER	POWER	1.2V	FPVP FW PHY CPS	40 41
R937	POWER	POWER	1.2V	PP12V S3	6
R938	POWER	POWER	1.2V	PP12V S3 XM FLT	44
R939	POWER	POWER	1.1V	PEVCORE S0 CPU	6
R940	POWER	POWER	1.1V	PEVCORE S0 CPU REG1	65
R941	POWER	POWER	1.1V	PEVCORE S0 CPU REG2	65
R942	POWER	POWER	1.1V	PEVCORE S0 CPU REG3	65
R943	POWER	POWER	1.1V	PEVCORE S0 CPU REG4	66
R944	POWER	POWER	1.05V	PP1V05_SM SOURCE	72
R945	POWER	POWER	1.05V	PP1V05 S0	6
R946	POWER	POWER	1.05V	PP1V05 S0 CK505 F	26
R947	POWER	POWER	1.05V	PP1V05 S0 PCH VCCADPLL A	17 22
R948	POWER	POWER	1.05V	PP1V05 S0 PCH VCCADPLL B	17 22
R949	POWER	POWER	1.05V	PP1V05 S0 PCH VCCADPLL F	
R950	POWER	POWER	1.05V	PP1V05 S0 PCH VCCADPLL F EXP	
R951	POWER	POWER	1.05V	PP1V05 S0 PCH VCCAPLL FDI	22 24
R952	POWER	POWER	1.05V	PP1V05 S0 PCH VCCAPLL SAT A	22 24
R953	POWER	POWER	1.05V	PP1V05 S0 PCH VCCA CLK	24
R954	POWER	POWER	1.05V	PP1V05 S0 PCH VCCA CLK F	
R955	POWER	POWER	1.05V	PP1V05 S0 CIO VDDP0 DP	
R956	POWER	POWER	1.05V	PP1V05 S0 CIO VDDP0 DP PLL	
R957	POWER	POWER	1.05V	PP1V05_SM PCH LAN	6
R958	POWER	POWER	1.05V	PP1V05 S5	6
R959	POWER	POWER	1.05V	PP1V05 SM	6
R960	POWER	POWER	1.1V	PPVTT S0	6
R961	POWER	POWER	1.1V	PPVTT S0 CPU	6 49
R962	POWER	POWER	0.75V	PPVTT S0 DDR	6
R963	POWER	POWER	0.75V	PP0V75 S0	6
R964	POWER	POWER	1.2V	PP1V2_S5 ENST	37
R965	POWER	POWER	1.5V	PP1V5 S0	6
R966	POWER	POWER	1.5V	PP1V5 S0 CK505 F	26
R967	POWER	POWER	1.5V	PP1V5 S0 CK505 R	26
R968	POWER	POWER	1.5V	PP1V5 S3	6
R969	POWER	POWER	1.5V	PP1V5 CPU MEM	6 49
R970	POWER	POWER	1.5V	PP1V8R1V5_S0 PCH VCCVRM	22 24
R971	POWER	POWER	1.5V	PP1V5 FW VDDA	39
R972	POWER	POWER	1.5V	PP1V8 S0	6
R973	POWER	POWER	1.8V	PP1V8 S0 CPU	6 49
R974	POWER	POWER	1.96V	PP1V96 FW PLLVDD	39
R975	POWER	POWER	1.96V	PP1V95 FW FWPHY	39 40

POWER NET PROPERTIES

		NET_TYPE			
PHYSICAL	SPACING	VOLTAGE			
PP3V3	POWER	POWER	3.3V	PP3V3 S0	6
PP3V3	POWER	POWER	3.3V	PP3V3 S0 CK505_F	26
PP3V3	POWER	POWER	3.3V	PP3V3 S0 DPAUX	80
PP3V3	POWER	POWER	3.3V	PP3V3 S0 DPFUSE	80
PP3V3	POWER	POWER	3.3V	PP3V3 S0 DPWR	80
PP3V3	POWER	POWER	3.3V	PP3V3 S0 HS_F	61
PP3V3	POWER	POWER	3.3V	PP3V3 S0M	6
PP3V3	POWER	POWER	3.3V	PP3V3 MINI	36
PP3V3	POWER	POWER	3.3V	PP3V3 SNET	31
PP3V3	POWER	POWER	3.3V	PP3V3 S0 PCH VCCA DAC	17
PP3V3	POWER	POWER	3.3V	PP3V3 S0 PCH VCCA DAC_F	22
PP3V3	POWER	POWER	3.3V	PP3V3 S0 TSNS_R	51
PP3V3	POWER	POWER	3.3V	PP3V3 S3	6
PP3V3	POWER	POWER	3.3V	PP3V3 S3 BT_FLT	44
PP3V3	POWER	POWER	3.3V	PP3V3 S3 SDCARD_FLT	44
PP3V3	POWER	POWER	3.3V	PP3V3 S3 WM_FLT	44
PP3V3	POWER	POWER	3.3V	PP3V3 S5	6
PPVTT	POWER	POWER	3.3V	PPVTT S3 DDR BUF	70
PPV S0	POWER	POWER	3.3V	PPV S0 MXM PWRSRC	50
PPVOUT	POWER	POWER	3.3V	PPVOUT S0 PCH DCPSS	22
PPVOUT	POWER	POWER	3.3V	PPVOUT S5 PCH DCPSS	22
PPVOUT	POWER	POWER	3.3V	PPVOUT S5 PCH DCPSSBYP	22
PPVOUT	POWER	POWER	3.3V	PPVOUT G3 PCH DCPRTC	22
PPVOUT	POWER	POWER	3.3V	PPVOUT S0 PCH VCCRTC_NCTF	22
PPVBATT	POWER	POWER	3.3V	PPVBATT G3 RTC	27
PPVBATT	POWER	POWER	3.3V	PPVBATT G3 RTC_R	27
PP3V3	POWER	POWER	3.3V	PP3V3 AUDIO SPDIF JACK	59
PP3V3	POWER	POWER	3.3V	PP3V3 FW AVDD	39
PP3V3	POWER	POWER	3.3V	PP3V3 FW ESD	41
PP3V3	POWER	POWER	3.3V	PP3V3 FW PLLVDD	39
PP3V3	POWER	POWER	3.3V	PP3V3 FW VDDA	39
PP3V3	POWER	POWER	3.3V	PP3V3 G3 RTC	18
PP_ENET	POWER	POWER	3.3V	PP_ENET CTRL12	37
PP3V3	POWER	POWER	3.4V	PP3V3 G3H SMC AVCC	46
PP3V3	POWER	POWER	3.3V	PP3V3 G3H AVREF_SMC	46
PP3V42	POWER	POWER	3.42V	PP3V42 G3H	6
PP3V42	POWER	POWER	3.42V	PP3V42 G3H_R	71
PP4V5	POWER	POWER	4.5V	4V5 REG_IN	50
PP4V5	POWER	POWER	4.5V	PP4V5 AUDIO ANALOG	58
PP5V	POWER	POWER	5V	PP5V S0	6
PP5V	POWER	POWER	5V	PP5V S3 DDR VCORE VCC	62
PP5V	POWER	POWER	5V	PP5V S0 PCH V5REF	22
PP5V	POWER	POWER	5V	PP5V S0_SATA_FET	42
PP5V	POWER	POWER	5V	PP5V S3	6
PP5V	POWER	POWER	5V	PP5V S3 DDR REG V5FLT	70
PP5V	POWER	POWER	5V	PP5V S3 CAMERA_FLT	44
PP5V	POWER	POWER	5V	PP5V S3 IR_FLT	44
PP5V	POWER	POWER	5V	VREFMARGIN DIMMA_P5V	28
PP5V	POWER	POWER	5V	VREFMARGIN DIMMB_P5V	28
PP5V	POWER	POWER	5V	PP5V S5	6
PP5V	POWER	POWER	5V	PP5V S5 PCH V5REFSUS	22
PP5V	POWER	POWER	5V	PP5V CPUVTT VR	67
PP5V	POWER	POWER	5V	PP5V USB2 PORT0	43
PP5V	POWER	POWER	5V	PP5V USB2 PORT0_F	43
PP5V	POWER	POWER	5V	PP5V USB2 PORT1	43
PP5V	POWER	POWER	5V	PP5V USB2 PORT1_F	43
PP5V	POWER	POWER	5V	PP5V USB2 PORT2	43
PP5V	POWER	POWER	5V	PP5V USB2 PORT2_F	43
PP5V	POWER	POWER	5V	PP5V USB2 PORT3	43
PP5V	POWER	POWER	5V	PP5V USB2 PORT3_F	43
DDR_REG_PGND	POWER	POWER		DDR_REG_PGND	70
DDR_REG_CSGND	POWER	POWER		DDR_REG_CSGND	70

SENSING NET PROPERTIES

NET_TYPE		
PHYSICAL	SPACING	
R883 SNS_DIFF	THERMAL	VR CPU ISNS1 P 64 65
R884 SNS_DIFF	THERMAL	VR CPU ISNS1 N 64 65
R885 SNS_DIFF	THERMAL	VR CPU ISNS1 R P 64
R886 SNS_DIFF	THERMAL	VR CPU ISNS1 R N 64
R887 SNS_DIFF	THERMAL	VR CPU ISNS2 P 64 65
R888 SNS_DIFF	THERMAL	VR CPU ISNS2 N 64 65
R889 SNS_DIFF	THERMAL	VR CPU ISNS2 R P 64
R890 SNS_DIFF	THERMAL	VR CPU ISNS2 R N 64
R891 SNS_DIFF	THERMAL	VR CPU ISNS3 P 64 65
R892 SNS_DIFF	THERMAL	VR CPU ISNS3 N 64 65
R893 SNS_DIFF	THERMAL	VR CPU ISNS3 R P 64
R894 SNS_DIFF	THERMAL	VR CPU ISNS3 R N 64
R895 SNS_DIFF	THERMAL	VR CPU ISNS4 P 64 66
R896 SNS_DIFF	THERMAL	VR CPU ISNS4 N 64 66
R897 SNS_DIFF	THERMAL	VR CPU ISNS4 R P 64
R898 SNS_DIFF	THERMAL	VR CPU ISNS4 R N 64
R899 SNS_DIFF	THERMAL	VR CPU ISNS1 XW P 65
R900 SNS_DIFF	THERMAL	VR CPU ISNS1 XW N 65
R901 SNS_DIFF	THERMAL	VR CPU ISNS2 XW P 65
R902 SNS_DIFF	THERMAL	VR CPU ISNS2 XW N 65
R903 SNS_DIFF	THERMAL	VR CPU ISNS3 XW P 65
R904 SNS_DIFF	THERMAL	VR CPU ISNS3 XW N 65
R905 SNS_DIFF	THERMAL	VR CPU ISNS4 XW P 66
R906 SNS_DIFF	THERMAL	VR CPU ISNS4 XW N 66
R907 SNS_DIFF	THERMAL	VR CPU ISNS4 XW P 66
R908 SNS_DIFF	THERMAL	VR CPU ISNS4 XW N 66
R909 SNS_DIFF		CPU VCC PKG SENSE P 13 49
R910 SNS_DIFF		CPU VCC PKG SENSE N 13 49
R911 SNS_DIFF		CPU VTTSENSE P 13 49
R912 SNS_DIFF		CPU VTTSENSE N 13 49
R913 SNS_DIFF		CPU VTTSENSE R P 67
R914 SNS_DIFF		CPU VTTSENSE R N 67
R915 SNS_DIFF		VR CPU VSEN 64
R916 SNS_DIFF		VR CPU RGND 64
R917 SNS_DIFF		VR CPU VSNS R N 64
R918 SNS_DIFF		VR CPU VSNS R P 64
R919 SNS_DIFF		VR CPU VSNS XW P 64
R920 SNS_DIFF		VR CPU VSNS XW N 64

VR CTRL NET PROPERTIES

		NET_TYPE	
PHYSICAL		SPACING	
	VR_CTL_PHY	VR_CTL	VR CPU PH1 SNUB
1650	VR_CTL_PHY	VR_CTL	VR CPU PH2 SNUB
1650	VR_CTL_PHY	VR_CTL	VR CPU PH3 SNUB
1650	VR_CTL_PHY	VR_CTL	VR CPU PH4 SNUB
1650	VR_CTL_PHY	VR_CTL	VR CPU PWM1
1650	VR_CTL_PHY	VR_CTL	VR CPU PWM2
1650	VR_CTL_PHY	VR_CTL	VR CPU PWM2 R
1650	VR_CTL_PHY	VR_CTL	VR CPU PWM3
1650	VR_CTL_PHY	VR_CTL	VR CPU PWM3 R
1650	VR_CTL_PHY	VR_CTL	VR CPU PWM4
1650	VR_CTL_PHY	VR_CTL	VR CPU PWM4 R
1650	VR_CTL_PHY	VR_CTL	VR CPU REF
1650	VR_CTL_PHY	VR_CTL	VR CPU SS
1650	VR_CTL_PHY	VR_CTL	VR CPU TCOMP
1650	VR_CTL_PHY	VR_CTL	VR CPU TM
1650	VR_CTL_PHY	VR_CTL	VR CPU BOOT1 RC
1650	VR_CTL_PHY	VR_CTL	VR CPU BOOT2 RC
1650	VR_CTL_PHY	VR_CTL	VR CPU BOOT3 RC
1650	VR_CTL_PHY	VR_CTL	VR CPU COMP
1650	VR_CTL_PHY	VR_CTL	VR CPU COMP R
1650	VR_CTL_PHY	VR_CTL	VR CPU COMP RC
1650	VR_CTL_PHY	VR_CTL	VR CPU DAC
1650	VR_CTL_PHY	VR_CTL	VR CPU DRV1_BOOT
1650	VR_CTL_PHY	VR_CTL	VR CPU DRV1_BOOTSEL
1650	VR_CTL_PHY	SWITCHNODE	VR CPU DRV1 LGATE
1650	VR_CTL_PHY	SWITCHNODE	VR CPU DRV1 UGATE
1650	VR_CTL_PHY	VR_CTL	VR CPU DRV2_BOOT
1650	VR_CTL_PHY	VR_CTL	VR CPU DRV2_GDSEL
1650	VR_CTL_PHY	SWITCHNODE	VR CPU DRV2 LGATE
1650	VR_CTL_PHY	SWITCHNODE	VR CPU DRV2 UGATE
1650	VR_CTL_PHY	VR_CTL	VR CPU DRV3_BOOT
1650	VR_CTL_PHY	VR_CTL	VR CPU DRV3_GDSEL
1650	VR_CTL_PHY	SWITCHNODE	VR CPU DRV3 LGATE
1650	VR_CTL_PHY	SWITCHNODE	VR CPU DRV3 UGATE
1650	VR_CTL_PHY	VR_CTL	VR CPU DRV4_BOOT
1650	VR_CTL_PHY	VR_CTL	VR CPU DRV4_GDSEL
1650	VR_CTL_PHY	SWITCHNODE	VR CPU DRV4 LGATE
1650	VR_CTL_PHY	SWITCHNODE	VR CPU DRV4 UGATE
1650	VR_CTL_PHY	VR_CTL	VR CPU FAN
1650	VR_CTL_PHY	VR_CTL	VR CPU FB
1650	VR_CTL_PHY	VR_CTL	VR CPU FB R
1650	VR_CTL_PHY	VR_CTL	VR CPU FS
1650	VR_CTL_PHY	VR_CTL	VR CPU IMON
1650	VR_CTL_PHY	VR_CTL	VR CPU IOUT PD
1650	VR_CTL_PHY	SWITCHNODE	PCHCORE REG UGATE
1650	VR_CTL_PHY	SWITCHNODE	PCHCORE REG LGATE
1650	VR_CTL_PHY	VR_CTL	PCHCORE REG VFB
1650	VR_CTL_PHY	VR_CTL	PCHCORE REG TON
1650	VR_CTL_PHY	VR_CTL	PCHCORE REG TRIP
1650	VR_CTL_PHY	VR_CTL	PCHCORE REG BOOT
1650	VR_CTL_PHY	VR_CTL	PCHCORE REG BOOT R
1650	VR_CTL_PHY	VR_CTL	VTT REG BOOT1
1650	VR_CTL_PHY	VR_CTL	VTT REG BOOT2
1650	VR_CTL_PHY	VR_CTL	VTT REG COMP
1650	VR_CTL_PHY	VR_CTL	VTT REG FB
1650	VR_CTL_PHY	VR_CTL	VTT REG FS
1650	VR_CTL_PHY	VR_CTL	VTT REG ICOMP
1650	VR_CTL_PHY	VR_CTL	VTT REG IREF
1650	VR_CTL_PHY	VR_CTL	VTT REG ISUM
1650	VR_CTL_PHY	SWITCHNODE	VTT REG LGATE1
1650	VR_CTL_PHY	SWITCHNODE	VTT REG LGATE2
1650	VR_CTL_PHY	VR_CTL	VTT REG OCSET
1650	VR_CTL_PHY	VR_CTL	VTT OFST
1650	VR_CTL_PHY	VR_CTL	VTT REG RFP
1650	VR_CTL_PHY	VR_CTL	VTT REG RGND
1650	VR_CTL_PHY	VR_CTL	VTT REG UGATE1
1650	VR_CTL_PHY	VR_CTL	VTT REG UGATE2
1650	VR_CTL_PHY	VR_CTL	VTT REG UGATE1
1650	VR_CTL_PHY	VR_CTL	VTT REG PH1 SNUB
1650	VR_CTL_PHY	VR_CTL	VTT REG PH2 SNUB
1650	VR_CTL_PHY	VR_CTL	VTT REG VSEN
1650	VR_CTL_PHY	VR_CTL	P1V05S5 REG VFB
1650	VR_CTL_PHY	VR_CTL	P3V42GH3 BOOST
1650	VR_CTL_PHY	VR_CTL	P3V42GH3 FB

VR CTRL NET PROPERTIES


		NET_TYPE		
		PHYSICAL		SPACING
			VR_CTL	DDR REG CS
READ		VR_CTL_PHY	VR_CTL	DDR REG FB
READ		VR_CTL_PHY	SWITCHNODE	DDR REG LGATE
READ		VR_CTL_PHY	SWITCHNODE	DDR REG UGATE
READ		VR_CTL_PHY	VR_CTL	DDR REG BOOT
READ		VR_CTL_PHY	VR_CTL	DDR REG BOOT R
READ		VR_CTL_PHY	VR_CTL	DDR REG VDDOSNS
READ		VR_CTL_PHY	VR_CTL	DDR REG VTTNS
READ		VR_CTL_PHY	VR_CTL	P1V8 REG POR
READ		VR_CTL_PHY	VR_CTL	P3V3S5 REG BOOT
READ		VR_CTL_PHY	VR_CTL	P3V3S5 REG BOOT R
READ		VR_CTL_PHY	VR_CTL	P3V3S5 REG FB
READ		VR_CTL_PHY	VR_CTL	P3V3S5 REG ISEN
READ		VR_CTL_PHY	SWITCHNODE	P3V3S5 REG LGATE
READ		VR_CTL_PHY	VR_CTL	P3V3S5 REG OCSBT
READ		VR_CTL_PHY	SWITCHNODE	P3V3S5 REG UGATE
READ		VR_CTL_PHY	VR_CTL	P3V3S5 REG SNUB
READ		VR_CTL_PHY	VR_CTL	P5V33 REG BOOT
READ		VR_CTL_PHY	VR_CTL	P5V33 REG FB
READ		VR_CTL_PHY	VR_CTL	P5V33 REG ISEN
READ		VR_CTL_PHY	SWITCHNODE	P5V33 REG LGATE
READ		VR_CTL_PHY	VR_CTL	P5V33 REG OCSBT
READ		VR_CTL_PHY	SWITCHNODE	P5V33 REG UGATE


VR VID NET PROPERTIES

NET_TYPE		PULL-UP STUB	
		VID LENGTH SKRM < 1-INCH	
		VID LENGTH RANGE< 1 TO 15-INCH	
	PHYSICAL	SPACING	
1550	VID_PHY	VR_CTL	CPU VID<0>
1550	VID_PHY	VR_CTL	CPU VID<1>
1550	VID_PHY	VR_CTL	CPU VID<2>
1550	VID_PHY	VR_CTL	CPU VID<3>
1550	VID_PHY	VR_CTL	CPU VID<4>
1550	VID_PHY	VR_CTL	CPU VID<5>
1550	VID_PHY	VR_CTL	CPU VID<6>
1550	VID_PHY	VR_CTL	CPU VID<7>
1550	VID_PHY	VR_CTL	CPU PSI L

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
VID_PHY	*	39_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
VR_CTL	*	0.2MM	?

SYNC MASTER-K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE			
POWER CONSTRAINTS			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-8600	D
		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		A.0.0	
THE INFORMATION CONTAINED HEREIN IS THE		BRANCH	
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		107 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		89 OF 92	
IV ALL RIGHTS RESERVED			



D

C

B


A

D

C

B

A

SYNC_MASTER=K75F_MLB		SYNC_DATE=04/14/2010	
PAGE_TITLE			
BLANK PAGE			
 Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	108 OF 110
		SHEET	90 OF 92

D

CBA

D

CB

	8	7	6	5	4	3	2	1
	FUNCTIONAL TESTPOINTS FOR MAC-1 & ICT							
	J4700 USB CAMERA							
	<div><div>PP5V_S3_CAMERA</div><div>FUNC_TEST=TRUE</div><div>MIN_ALLOWED_TPS=1</div></div> <div><div>USB_CAMERA_L_P</div><div>FUNC_TEST=TRUE</div><div></div></div> <div><div>USB_CAMERA_L_N</div><div>FUNC_TEST=TRUE</div><div></div></div> <div>1 PP5V_S3_REG Testpoint near J4700</div> <div>2 Ground Testpoints near J4700</div>							
	J4750 USB CARD READER							
	<div><div>USB_SDCARD_L_P</div><div>FUNC_TEST=TRUE</div><div></div></div> <div><div>USB_SDCARD_L_N</div><div>FUNC_TEST=TRUE</div><div></div></div> <div><div>SDCARD_RESET</div><div>FUNC_TEST=TRUE</div><div></div></div> <div>1 PP3V3_S3 Testpoint near J4750</div> <div>2 Ground Testpoints near J4750</div> <div>J4720 USB BLUETOOTH</div>							
	<div><div>USB_BT_L_P</div><div>FUNC_TEST=TRUE</div><div></div></div> <div><div>USB_BT_L_N</div><div>FUNC_TEST=TRUE</div><div></div></div> <div>1 PP3V3_S3 Testpoint near J4720</div> <div>2 Ground Testpoints near J4720</div>							
	J4780 IR BOARD							
	<div><div>USB_IR_L_P</div><div>FUNC_TEST=TRUE</div><div></div></div> <div><div>USB_IR_L_N</div><div>FUNC_TEST=TRUE</div><div></div></div> <div>1 PP5V_S3_REG Testpoint near J4780</div> <div>2 Ground Testpoints near J4780</div>							
	J4520 SATA ODD (HIGH SPEED)							
	<div><div>SATA_ODD_R2D_P</div><div>FUNC_TEST=TRUE</div><div></div></div> <div><div>SATA_ODD_R2D_N</div><div>FUNC_TEST=TRUE</div><div></div></div> <div><div>SATA_ODD_D2R_C_N</div><div>FUNC_TEST=TRUE</div><div></div></div> <div><div>SATA_ODD_D2R_C_P</div><div>FUNC_TEST=TRUE</div><div></div></div> <div><div>SMC_ODD_DETECT</div><div>FUNC_TEST=TRUE</div><div></div></div> <div>1 PP5V_S0 Testpoint near J4520</div> <div>5 Ground Testpoints near J4520</div>							
	J4510 SATA HDD (HIGH SPEED)							
	<div><div>SATA_HDD_R2D_P</div><div>FUNC_TEST=TRUE</div><div></div></div> <div><div>SATA_HDD_R2D_N</div><div>FUNC_TEST=TRUE</div><div></div></div> <div><div>SATA_HDD_D2R_C_N</div><div>FUNC_TEST=TRUE</div><div></div></div> <div><div>SATA_HDD_D2R_C_P</div><div>FUNC_TEST=TRUE</div><div></div></div> <div>3 Ground Testpoints near J4510</div>							
	J5520 ANALOG LCD TEMP SENSOR							
	<div><div>SNS_LCD_P</div><div>FUNC_TEST=TRUE</div><div></div></div> <div><div>SNS_LCD_N</div><div>FUNC_TEST=TRUE</div><div></div></div>							
	J5521 AMBIENT TEMP SENSOR							
	<div><div>SNS_AMB_P</div><div>FUNC_TEST=TRUE</div><div></div></div> <div><div>SNS_AMB_N</div><div>FUNC_TEST=TRUE</div><div></div></div>							
	J5551 ODD TEMP SENSOR							
	<div><div>SNS_ODD_P</div><div>FUNC_TEST=TRUE</div><div></div></div> <div><div>SNS_ODD_N</div><div>FUNC_TEST=TRUE</div><div></div></div>							
	J5600 ODD FAN							
	<div><div>FAN_0_PWR_L</div><div>FUNC_TEST=TRUE</div><div></div></div> <div><div>FAN_TACH0_L</div><div>FUNC_TEST=TRUE</div><div></div></div> <div><div>PP12V_S0_FAN0_L</div><div>FUNC_TEST=TRUE</div><div></div></div> <div><div>FAN_0_GND</div><div>FUNC_TEST=TRUE</div><div></div></div>							
	J5700 CPU FAN							
	<div><div>FAN_2_PWR_L</div><div>FUNC_TEST=TRUE</div><div></div></div> <div><div>FAN_TACH2_L</div><div>FUNC_TEST=TRUE</div><div></div></div> <div><div>PP12V_S0_FAN2_L</div><div>FUNC_TEST=TRUE</div><div></div></div> <div><div>FAN_2_GND</div><div>FUNC_TEST=TRUE</div><div></div></div>							
	J5601 HD FAN							
	<div><div>FAN_1_PWR_L</div><div>FUNC_TEST=TRUE</div><div></div></div> <div><div>FAN_TACH1_L</div><div>FUNC_TEST=TRUE</div><div></div></div> <div><div>PP12V_S0_FAN1_L</div><div>FUNC_TEST=TRUE</div><div></div></div> <div><div>FAN_1_GND</div><div>FUNC_TEST=TRUE</div><div></div></div>							
	J5550 HDD TEMP SENSOR							
	<div><div>HDD_OOB_TEMP_FILT</div><div>FUNC_TEST=TRUE</div><div></div></div>							
	J5560 SKIN TEMP SENSOR							
	<div><div>SNS_SKIN_P</div><div>FUNC_TEST=TRUE</div><div></div></div> <div><div>SNS_SKIN_N</div><div>FUNC_TEST=TRUE</div><div></div></div>							
	J6601 AUDIO MICROPHONE							
	<div><div>AUD_MIC_IN1_N_CONN</div><div>FUNC_TEST=TRUE</div><div></div></div> <div><div>GND_AUDIO_MIC1_CONN</div><div>FUNC_TEST=TRUE</div><div></div></div> <div><div>AUD_MIC_IN1_P_CONN</div><div>FUNC_TEST=TRUE</div><div></div></div> <div>1 Ground Testpoint near J6601</div>							
	J6602 AUDIO RIGHT SPEAKER							
	<div><div>AUD_SPKR_OUTLO2R_POUT</div><div>FUNC_TEST=TRUE</div><div></div></div> <div><div>AUD_SPKR_OUTLO2R_NOU</div><div>FUNC_TEST=TRUE</div><div></div></div> <div><div>AUD_SPKR_OUTLO1R_POUT</div><div>FUNC_TEST=TRUE</div><div></div></div> <div><div>AUD_SPKR_OUTLO1R_NOU</div><div>FUNC_TEST=TRUE</div><div></div></div>							
	J6603 AUDIO LEFT SPEAKER							
	<div><div>AUD_SPKR_OUTLO2L_POUT</div><div>FUNC_TEST=TRUE</div><div></div></div> <div><div>AUD_SPKR_OUTLO2L_NOU</div><div>FUNC_TEST=TRUE</div><div></div></div> <div><div>AUD_SPKR_OUTLO1L_POUT</div><div>FUNC_TEST=TRUE</div><div></div></div> <div><div>AUD_SPKR_OUTLO1L_NOU</div><div>FUNC_TEST=TRUE</div><div></div></div>							
	GND 16 TR1S							
	<div><div></div><div>FUNC_TEST=TRUE</div><div>MIN_ALLOWED_TPS=16</div></div>							
	PP3V3_S3 2 TR1S							
	<div><div></div><div>FUNC_TEST=TRUE</div><div>MIN_ALLOWED_TPS=2</div></div>							
	PP5V_S3_REG 2 TR1S							
	<div><div></div><div>FUNC_TEST=TRUE</div><div>MIN_ALLOWED_TPS=1</div></div>							
	PP5V_S0							
	<div><div></div><div>FUNC_TEST=TRUE</div><div>MIN_ALLOWED_TPS=1</div></div>							