





8		7		6		5		4		3		2		1	
1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.												REV	ECN	DESCRIPTION OF REVISION	CK APPD / DATE
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.												A	0000891242	PRODUCTION RELEASED	2010-04-13
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.															
SCHEMATIC , MLB , "OLVIA "															
D															
C															
B															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															
A															





SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
Holes			
 Apple Inc.		DRAWING NUMBER	051-8337
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		BRANCH	
		PAGE	7 OF 110
		SHEET	6 OF 92


8	7	6	5	4	3	2	1
UNUSED CPU SIGNALS		NC ON UNUSED PCIE ALIASES		NC ON UNUSED DISPLAY ALIASES		NC ON UNUSED FDI ALIASES	
TP CPU RSVD<41..29> == NC CPU RSVD<41..29> MAKE_BASE=TRUE NO_TEST=TRUE		TP PCIE T28 D2R N<3..0> == NC PCIE T28 D2RN<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		TP CRT IG DDC CLK == NC CRT IG DDC CLK MAKE_BASE=TRUE NO_TEST=TRUE		TP CPU FDI TX N<7..0> == NC CPU FDI TXN<7..0> MAKE_BASE=TRUE NO_TEST=TRUE	
TP CPU RSVD<26..1> == NC CPU RSVD<26..1> MAKE_BASE=TRUE NO_TEST=TRUE		TP PCIE T28 D2R P<3..0> == NC PCIE T28 D2RP<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		TP CRT IG DDC DATA == NC CRT IG DDC DATA MAKE_BASE=TRUE NO_TEST=TRUE		TP CPU FDI TX P<7..0> == NC CPU FDI TXP<7..0> MAKE_BASE=TRUE NO_TEST=TRUE	
TP CPU FC AE38 == NC CPU FC AE38 MAKE_BASE=TRUE NO_TEST=TRUE		TP PCIE T28 R2D C N<3..0> == NC PCIE T28 R2D CN<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		TP CRT IG RED == NC CRT IG RED MAKE_BASE=TRUE NO_TEST=TRUE		TP PCH FDI RX N<7..0> == NC PCH FDI RXN<7..0> MAKE_BASE=TRUE NO_TEST=TRUE	
TP CPU FC AG40 == NC CPU FC AG40 MAKE_BASE=TRUE NO_TEST=TRUE		TP PCIE T28 R2D C P<3..0> == NC PCIE T28 R2D CP<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		TP CRT IG GREEN == NC CRT IG GREEN MAKE_BASE=TRUE NO_TEST=TRUE		TP PCH FDI RX P<7..0> == NC PCH FDI RXP<7..0> MAKE_BASE=TRUE NO_TEST=TRUE	
NC ON UNUSED PCI ALIASES		TP PCIE CLK100M T28 N == NC PCIE CLK100M T28N MAKE_BASE=TRUE NO_TEST=TRUE		TP CRT IG BLUE == NC CRT IG BLUE MAKE_BASE=TRUE NO_TEST=TRUE		TP CPU FDI FSYNC<1..0> == NC CPU FDI FSYNC<1..0> MAKE_BASE=TRUE NO_TEST=TRUE	
TP PCI AD<31..0> == NC PCI AD<31..0> MAKE_BASE=TRUE NO_TEST=TRUE		TP PCIE CLK100M T28 P == NC PCIE CLK100M T28P MAKE_BASE=TRUE NO_TEST=TRUE		TP CRT IG HSXNC == NC CRT IG HSXNC MAKE_BASE=TRUE NO_TEST=TRUE		TP PCH FDI FSYNC<1..0> == NC PCH FDI FSYNC<1..0> MAKE_BASE=TRUE NO_TEST=TRUE	
TP PCI C BE L<3..0> == NC PCI C BE L<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		PCIE EXCARD D2R P == NC PCIE EXCARD D2RP MAKE_BASE=TRUE NO_TEST=TRUE		TP CRT IG VSYNC == NC CRT IG VSYNC MAKE_BASE=TRUE NO_TEST=TRUE		TP CPU FDI LSYNC<1..0> == NC CPU FDI LSYNC<1..0> MAKE_BASE=TRUE NO_TEST=TRUE	
TP PCI PAR == NC PCI PAR MAKE_BASE=TRUE NO_TEST=TRUE		PCIE EXCARD D2R N == NC PCIE EXCARD D2RN MAKE_BASE=TRUE NO_TEST=TRUE		TP DP IG B MLN<3..0> == NC DP IG B MLN<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		TP PCH FDI LSYNC<1..0> == NC PCH FDI LSYNC<1..0> MAKE_BASE=TRUE NO_TEST=TRUE	
TP PCI RESET L == NC PCI RESET L MAKE_BASE=TRUE NO_TEST=TRUE		PCIE EXCARD R2D C P == NC PCIE EXCARD R2D CP MAKE_BASE=TRUE NO_TEST=TRUE		TP DP IG B MIP<3..0> == NC DP IG B MIP<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		TP CPU FDI INT == NC CPU FDI INT MAKE_BASE=TRUE NO_TEST=TRUE	
TP PCIE CLK100M XDPP == NC PCIE CLK100M XDPP MAKE_BASE=TRUE NO_TEST=TRUE		PCIE EXCARD R2D C N == NC PCIE EXCARD R2D CN MAKE_BASE=TRUE NO_TEST=TRUE		TP DP IG B AUX N == NC DP IG B AUXN MAKE_BASE=TRUE NO_TEST=TRUE		TP PCH FDI INT == NC PCH FDI INT MAKE_BASE=TRUE NO_TEST=TRUE	
TP PCIE CLK100M XDPN == NC PCIE CLK100M XDPN MAKE_BASE=TRUE NO_TEST=TRUE		PCIE CLK100M EXCARD P == NC PCIE CLK100M EXCARDP MAKE_BASE=TRUE NO_TEST=TRUE		TP DP IG B AUX P == NC DP IG B AUXP MAKE_BASE=TRUE NO_TEST=TRUE		NC ON UNUSED SATA ALIASES	
TP DMI CLK100M LAP == NC DMI CLK100M LAP MAKE_BASE=TRUE NO_TEST=TRUE		PCIE CLK100M EXCARD N == NC PCIE CLK100M EXCARDN MAKE_BASE=TRUE NO_TEST=TRUE		TP DP IG B HPD == NC DP IG B HPD MAKE_BASE=TRUE NO_TEST=TRUE		TP SATA D D2RN == NC SATA D D2RN MAKE_BASE=TRUE NO_TEST=TRUE	
TP DMI CLK100M LAN == NC DMI CLK100M LAN MAKE_BASE=TRUE NO_TEST=TRUE		TP PCIE CLK100M PE5P == NC PCIE CLK100M PE5P MAKE_BASE=TRUE NO_TEST=TRUE		TP DP IG B DDC CLK == NC DP IG B DDC CLK MAKE_BASE=TRUE NO_TEST=TRUE		TP SATA D D2RP == NC SATA D D2RP MAKE_BASE=TRUE NO_TEST=TRUE	
TP LPC DREQ1 L == NC LPC DREQ1 L MAKE_BASE=TRUE NO_TEST=TRUE		TP PCIE CLK100M PE5N == NC PCIE CLK100M PE5N MAKE_BASE=TRUE NO_TEST=TRUE		TP DP IG B DDC DATA == NC DP IG B DDC DATA MAKE_BASE=TRUE NO_TEST=TRUE		TP SATA D R2D CN == NC SATA D R2D CN MAKE_BASE=TRUE NO_TEST=TRUE	
TP LPC DREQ0 L == NC LPC DREQ0 L MAKE_BASE=TRUE NO_TEST=TRUE		DMI MIDBUS CLK100M P == NC DMI MIDBUS CLK100MP MAKE_BASE=TRUE NO_TEST=TRUE		TP DP IG C MLN<3..0> == NC DP IG C MLN<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		TP SATA D R2D CP == NC SATA D R2D CP MAKE_BASE=TRUE NO_TEST=TRUE	
NC ON UNUSED NAND ALIASES		DMI MIDBUS CLK100M N == NC DMI MIDBUS CLK100MN MAKE_BASE=TRUE NO_TEST=TRUE		TP DP IG C MIP<3..0> == NC DP IG C MIP<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		TP SATA E D2RN == NC SATA E D2RN MAKE_BASE=TRUE NO_TEST=TRUE	
TP NV CE L<3..0> == NC NV CE L<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		NC ON UNUSED USB ALIASES		TP DP IG C AUX N == NC DP IG C AUXN MAKE_BASE=TRUE NO_TEST=TRUE		TP SATA E D2RP == NC SATA E D2RP MAKE_BASE=TRUE NO_TEST=TRUE	
TP NV DOS<1..0> == NC NV DOS<1..0> MAKE_BASE=TRUE NO_TEST=TRUE		TP USB 1N == NC USB 1N MAKE_BASE=TRUE NO_TEST=TRUE		TP DP IG C AUX P == NC DP IG C AUXP MAKE_BASE=TRUE NO_TEST=TRUE		TP SATA E R2D CN == NC SATA E R2D CN MAKE_BASE=TRUE NO_TEST=TRUE	
TP NV DQ<15..0> == NC NV DQ<15..0> MAKE_BASE=TRUE NO_TEST=TRUE		TP USB 1P == NC USB 1P MAKE_BASE=TRUE NO_TEST=TRUE		TP DP IG C HPD == NC DP IG C HPD MAKE_BASE=TRUE NO_TEST=TRUE		TP SATA E R2D CP == NC SATA E R2D CP MAKE_BASE=TRUE NO_TEST=TRUE	
TP NV RCOMP == NC NV RCOMP MAKE_BASE=TRUE NO_TEST=TRUE		TP USB 2N == NC USB 2N MAKE_BASE=TRUE NO_TEST=TRUE		TP DP IG C CTRL CLK == NC DP IG C CTRL CLK MAKE_BASE=TRUE NO_TEST=TRUE		TP SATA F D2RN == NC SATA F D2RN MAKE_BASE=TRUE NO_TEST=TRUE	
TP NV RB L == NC NV RB L MAKE_BASE=TRUE NO_TEST=TRUE		TP USB 2P == NC USB 2P MAKE_BASE=TRUE NO_TEST=TRUE		TP DP IG C CTRL DATA == NC DP IG C CTRL DATA MAKE_BASE=TRUE NO_TEST=TRUE		TP SATA F D2RP == NC SATA F D2RP MAKE_BASE=TRUE NO_TEST=TRUE	
TP NV WR RE L<1..0> == NC NV WR RE L<1..0> MAKE_BASE=TRUE NO_TEST=TRUE		TP USB 3N == NC USB 3N MAKE_BASE=TRUE NO_TEST=TRUE		TP DP IG D MLN<3..0> == NC DP IG D MLN<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		TP SATA F R2D CN == NC SATA F R2D CN MAKE_BASE=TRUE NO_TEST=TRUE	
TP NV WE CK L<1..0> == NC NV WE CK L<1..0> MAKE_BASE=TRUE NO_TEST=TRUE		TP USB 3P == NC USB 3P MAKE_BASE=TRUE NO_TEST=TRUE		TP DP IG D MIP<3..0> == NC DP IG D MIP<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		TP SATA F R2D CP == NC SATA F R2D CP MAKE_BASE=TRUE NO_TEST=TRUE	
TP NV ALE == NC NV ALE MAKE_BASE=TRUE NO_TEST=TRUE		TP USB 4N == NC USB 4N MAKE_BASE=TRUE NO_TEST=TRUE		TP DP IG D AUX N == NC DP IG D AUXN MAKE_BASE=TRUE NO_TEST=TRUE		TP SATA SSD D2R N == NC SATA SSD D2RN MAKE_BASE=TRUE NO_TEST=TRUE	
TP NV CLE == NC NV CLE MAKE_BASE=TRUE NO_TEST=TRUE		TP USB 4P == NC USB 4P MAKE_BASE=TRUE NO_TEST=TRUE		TP DP IG D AUX P == NC DP IG D AUXP MAKE_BASE=TRUE NO_TEST=TRUE		TP SATA SSD D2R P == NC SATA SSD D2RP MAKE_BASE=TRUE NO_TEST=TRUE	
NC ON UNUSED MEM ALIASES		TP USB 5N == NC USB 5N MAKE_BASE=TRUE NO_TEST=TRUE		TP DP IG D HPD == NC DP IG D HPD MAKE_BASE=TRUE NO_TEST=TRUE		TP SATA SSD R2D C N == NC SATA SSD R2D CN MAKE_BASE=TRUE NO_TEST=TRUE	
TP MEM A CS L<7..4> == NC MEM A CS L<7..4> MAKE_BASE=TRUE NO_TEST=TRUE		TP USB 5P == NC USB 5P MAKE_BASE=TRUE NO_TEST=TRUE		TP DP IG D CTRL CLK == NC DP IG D CTRL CLK MAKE_BASE=TRUE NO_TEST=TRUE		TP SATA SSD R2D C P == NC SATA SSD R2D CP MAKE_BASE=TRUE NO_TEST=TRUE	
TP MEM A DQ CB<7..0> == NC MEM A DQ CB<7..0> MAKE_BASE=TRUE NO_TEST=TRUE		TP USB 6N == NC USB 6N MAKE_BASE=TRUE NO_TEST=TRUE		TP DP IG D CTRL DATA == NC DP IG D CTRL DATA MAKE_BASE=TRUE NO_TEST=TRUE			
TP MEM A DOS N<8> == NC MEM A DOSN<8> MAKE_BASE=TRUE NO_TEST=TRUE		TP USB 6P == NC USB 6P MAKE_BASE=TRUE NO_TEST=TRUE		TP GFX VID<0..6> == NC GFX VID<0..6> MAKE_BASE=TRUE NO_TEST=TRUE			
TP MEM A DOS P<8> == NC MEM A DOSP<8> MAKE_BASE=TRUE NO_TEST=TRUE		TP USB 7N == NC USB 7N MAKE_BASE=TRUE NO_TEST=TRUE		TP GFX VSENSE N == NC GFX VSENSEN MAKE_BASE=TRUE NO_TEST=TRUE			
TP MEM B CS L<7..4> == NC MEM B CS L<7..4> MAKE_BASE=TRUE NO_TEST=TRUE		TP USB 7P == NC USB 7P MAKE_BASE=TRUE NO_TEST=TRUE		TP GFX VSENSE P == NC GFX VSENSEP MAKE_BASE=TRUE NO_TEST=TRUE			
TP MEM B DO CB<7..0> == NC MEM B DO CB<7..0> MAKE_BASE=TRUE NO_TEST=TRUE		TP USB 9N == NC USB 9N MAKE_BASE=TRUE NO_TEST=TRUE		TP SDVO TVCLKINN == NC SDVO TVCLKINN MAKE_BASE=TRUE NO_TEST=TRUE			
TP MEM B DOS N<8> == NC MEM B DOSN<8> MAKE_BASE=TRUE NO_TEST=TRUE		TP USB 9P == NC USB 9P MAKE_BASE=TRUE NO_TEST=TRUE		TP SDVO TVCLKINP == NC SDVO TVCLKINP MAKE_BASE=TRUE NO_TEST=TRUE			
TP MEM B DOS P<8> == NC MEM B DOSP<8> MAKE_BASE=TRUE NO_TEST=TRUE		TP USB 10N == NC USB 10N MAKE_BASE=TRUE NO_TEST=TRUE		TP SDVO STALLN == NC SDVO STALLN MAKE_BASE=TRUE NO_TEST=TRUE			
NC ON UNUSED MISC ALIASES		TP USB 10P == NC USB 10P MAKE_BASE=TRUE NO_TEST=TRUE		TP SDVO STALLP == NC SDVO STALLP MAKE_BASE=TRUE NO_TEST=TRUE			
TP HDA SDIN1 == NC HDA SDIN1 MAKE_BASE=TRUE NO_TEST=TRUE		TP USB 11N == NC USB 11N MAKE_BASE=TRUE NO_TEST=TRUE		TP SDVO INTN == NC SDVO INTN MAKE_BASE=TRUE NO_TEST=TRUE			
TP HDA SDIN2 == NC HDA SDIN2 MAKE_BASE=TRUE NO_TEST=TRUE		TP USB 11P == NC USB 11P MAKE_BASE=TRUE NO_TEST=TRUE		TP SDVO INTP == NC SDVO INTP MAKE_BASE=TRUE NO_TEST=TRUE			
TP HDA SDIN3 == NC HDA SDIN3 MAKE_BASE=TRUE NO_TEST=TRUE		TP USB 12N == NC USB 12N MAKE_BASE=TRUE NO_TEST=TRUE					
TP JTAG XDP TRST L == NC JTAG XDP TRST L MAKE_BASE=TRUE NO_TEST=TRUE		TP USB 12P == NC USB 12P MAKE_BASE=TRUE NO_TEST=TRUE					
TP PCH PWM0 == NC PCH PWM0 MAKE_BASE=TRUE NO_TEST=TRUE		TP USB 13N == NC USB 13N MAKE_BASE=TRUE NO_TEST=TRUE					
TP PCH PWM1 == NC PCH PWM1 MAKE_BASE=TRUE NO_TEST=TRUE		TP USB 13P == NC USB 13P MAKE_BASE=TRUE NO_TEST=TRUE					
TP PCH PWM2 == NC PCH PWM2 MAKE_BASE=TRUE NO_TEST=TRUE							
TP PCH PWM3 == NC PCH PWM3 MAKE_BASE=TRUE NO_TEST=TRUE							
TP PCH SST == NC PCH SST MAKE_BASE=TRUE NO_TEST=TRUE							
SNS CPU THERMD N == NC SNS CPU THERMDN MAKE_BASE=TRUE NO_TEST=TRUE							
SNS CPU THERMD P == NC SNS CPU THERMDP MAKE_BASE=TRUE NO_TEST=TRUE							





U1000 LYNNFIELD LGA1156-SKT (5 OF 10)			
7	TP_CPU_RSVD<1>	A12	RSVD_AL12
7	TP_CPU_RSVD<2>	AD2	RSVD_AD2
7	TP_CPU_RSVD<3>	AE2	RSVD_AE2
7	TP_CPU_RSVD<4>	AH40	RSVD_AH40
7	TP_CPU_RSVD<5>	AJ39	RSVD_AJ39
7	TP_CPU_RSVD<6>	AK12	RSVD_AK12
7	TP_CPU_RSVD<7>	AK13	RSVD_AK13
7	TP_CPU_RSVD<8>	AK14	RSVD_AK14
7	TP_CPU_RSVD<9>	AK15	RSVD_AK15
7	TP_CPU_RSVD<10>	AK16	RSVD_AK16
7	TP_CPU_RSVD<11>	AK18	RSVD_AK18
7	TP_CPU_RSVD<12>	AK25	RSVD_AK25
7	TP_CPU_RSVD<13>	AK26	RSVD_AK26
7	TP_CPU_RSVD<14>	AK27	RSVD_AK27
7	TP_CPU_RSVD<15>	AK28	RSVD_AK28
7	TP_CPU_RSVD<16>	AK29	RSVD_AK29
7	TP_CPU_RSVD<17>	AL12	RSVD_AL12
7	TP_CPU_RSVD<18>	AL14	RSVD_AL14
84 24	CPU_CFG<0>	B8	CFG_0
84 24	CPU_CFG<1>	G8	CFG_1
84 24	CPU_CFG<2>	E10	CFG_2
84 24	CPU_CFG<3>	F10	CFG_3
84 24	CPU_CFG<4>	H10	CFG_4
84 24	CPU_CFG<5>	H9	CFG_5
84 24	CPU_CFG<6>	E9	CFG_6
84 24	CPU_CFG<7>	F9	CFG_7
84 24	CPU_CFG<8>	G12	CFG_8
84 24	CPU_CFG<9>	H12	CFG_9
84 24	CPU_CFG<10>	K10	CFG_10
84 24	CPU_CFG<11>	K8	CFG_11
84 24	CPU_CFG<12>	J12	CFG_12
84 24	CPU_CFG<13>	L8	CFG_13
84 24	CPU_CFG<14>	K9	CFG_14
84 24	CPU_CFG<15>	K12	CFG_15
84 24	CPU_CFG<16>	H7	CFG_16
84 24	CPU_CFG<17>	L11	CFG_17


RSVD_NCTF_A4	A4	TP_CPU_RSVD_NCTF<1>
RSVD_NCTF_AU40	AU40	TP_CPU_RSVD_NCTF<2>
RSVD_NCTF_AV1	AV1	TP_CPU_RSVD_NCTF<3>
RSVD_NCTF_AV39	AV39	TP_CPU_RSVD_NCTF<4>
RSVD_NCTF_AW2	AW2	TP_CPU_RSVD_NCTF<5>
RSVD_NCTF_AW38	AW38	TP_CPU_RSVD_NCTF<6>
RSVD_NCTF_AY3	AY3	TP_CPU_RSVD_NCTF<7>
RSVD_NCTF_AY37	AY37	TP_CPU_RSVD_NCTF<8>
RSVD_NCTF_B3	B3	TP_CPU_RSVD_NCTF<9>
RSVD_NCTF_C2	C2	TP_CPU_RSVD_NCTF<10>
RSVD_NCTF_D1	D1	TP_CPU_RSVD_NCTF<11>
RSVD_TP_AN11	AN11	TP_CPU_RSVD_TP<1>


FOR LYNNFIELD PROCESSOR
CFG [1:0] :PCIE CONFIGURATION SELECT 11 = 1 X16 PCI EXPRESS 10 = 2 X8 PCI EXPRESS
FOR CLARKDALE PROCESSOR
CFG3 :PCIE LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED
CFG4 :NOT USED ON DESKTOP

PAGE TITLE		SYNC DATE=N/A	
CPU DMI / PEG / FDI / RSVD			
	Apple Inc.		DRAWING NUMBER 051-8337
	NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION A.0.0
	PAGE 10 OF 110		SIZE D



SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
CPU CLOCK/MISC/JTAG			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-8337	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		11	OF 110
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		10	OF 92
IV ALL RIGHTS RESERVED			





SYNC MASTER=K74 MASTER

SYNC DATE=N/A

CPU POWER

Apple Inc.


DRAWING NUMBER051-8337


REVISIONA.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE13 OF 110


SHEET12 OF 92





CPU VCORE DECOUPLING

INTEL RECOMMENDATION 17X 22UF 0805




BULK CAPS ON CPU VREG PAGE 74

VTT (CPU Uncore) DECOUPLING

8X 22UF 0805, 7X 10UF 0805 INTEL RECOMMENDATION 9X22UF 0805


PLACEMENT_NOTE (C1650-C1657):

Place under socket cavity on secondary side.




PLACEMENT_NOTE (C1660-C1666):

Place at edge of socket.




BULK CAPS ON CPU VREG PAGE 72

BULK CAPS ON CPU VTT REG PAGE 74




Memory (CPU VCCDDR) DECOUPLING

2x 22uF 0805, 5x 1uF 0402




PLL (CPU VCCSFR) DECOUPLING

1x 22uF 0805, 1x 4.7uF 0603, 1x 2.2uF 0402, 2x 1uF 0402



CPU Power On Configuration (POC) Straps

Intel recommends all option straps should be provided in layout





MSI - MARKET SEGMENT IDENTIFICATION PREVENTS THE PLATFORM BOOTING USING A HIGHER POWERED CPU


BOM GROUP	IMAX @ 900mV	CPU Gain Setting	BOM OPTIONS	Equivalent Gain
CPUPOC_IMAX_DIS		000	CPUPOC5D, CPUPOC4D, CPUPOC3D	
CPUPOC_IMAX_0_40	40A	001	CPUPOC5D, CPUPOC4D, CPUPOC3U	45
CPUPOC_IMAX_40_60	60A	010	CPUPOC5D, CPUPOC4U, CPUPOC3D	30
CPUPOC_IMAX_60_80	80A	011	CPUPOC5D, CPUPOC4U, CPUPOC3U	22.5
CPUPOC_IMAX_80_100	100A	100	CPUPOC5U, CPUPOC4D, CPUPOC3D	18
CPUPOC_IMAX_100_120	120A	101	CPUPOC5U, CPUPOC4D, CPUPOC3U	15
CPUPOC_IMAX_120_140	140A	110	CPUPOC5U, CPUPOC4U, CPUPOC3D	12.857
CPUPOC_IMAX_140_180	180A	111	CPUPOC5U, CPUPOC4U, CPUPOC3U	10


BOM GROUP	BOM OPTIONS
CLARKDALE_73W	CKD, CPUPOC_IMAX_60_80, CPUMSI2U, CPUMSI1D, CPUMSI0U
LYNNFIELD_82W	LFD, CPUPOC_IMAX_60_80, CPUMSI2U, CPUMSI1D, CPUMSI0U
LYNNFIELD_95W	LFD, CPUPOC_IMAX_100_120, CPUMSI2U, CPUMSI1U, CPUMSI0D


NOTE: BOM Configurations should not call out CPUPOCnU/D BOMOPTIONS directly.
Instead call out appropriate BOM GROUP defined in tables above.


SYNC MASTER=NICK		SYNC DATE=12/08/2009	
PAGE TITLE			
CPU NON-GFX DECOUPLING			
 Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	16 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	15 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
CPU/PCH GFX DECOUPLING			
 Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	17 OF 110
		SHEET	16 OF 92














DDR3 RESET Support

LFD CANNOT CONTROL THIS SIGNAL DIRECTLY SINCE IT MUST BE HIGH IN SLEEP AND CPU MEM RAILS ARE NOT POWERED IN SLEEP.


BUFFER ISOLATE_CPU_MEM_L TO 5V




MEM RESET ISOLATION



	CPU_RESET_L	ISOLATE_L	MEM_RESET_L
S5	0	3.3V	0
S0	0	3.3V	0
S0	1.5V	3.3V	1.5V
S3	0	0	1.5V
S0	1.5V	3.3V	1.5V
S5	0	3.3V	0



SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
CHIPSET SUPPORT			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-8337		D
REVISION		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		28 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		27 OF 92	
IV ALL RIGHTS RESERVED			

Power aliases required by this page:


- =PP3V3_S3_VREFMRGN

Signal aliases required by this page:

- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:

VREFMRGN	-	Stuffs	VREF	Margining	Circuitry.
----------	---	--------	------	-----------	------------



1 2 28 5 =PP1V5_S3_MEM_A

1R2970
1K
1/16W
5%-LF
2 402

PP0V75_S3_MEM_VREFD0_A 28 30 89

1R2971
1K
1/16W
5%-LF
2 402

NOSTUFF
1C2950
0.1UF
1/16W
5%-LF
2 X5R
402

PLACE IT CLOSE TO DIMM CONNECTOR PIN

83 11 CPU_DIMM_VREF_B 2 3

26 26 ISOLATE_CPU_MEM_5V_L 1

LFD

Q2991
2N7002
SOT23--HF1

1 2 28 5 =PP1V5_S3_MEM_B


1R2975
1K
1/16W
5%-LF
2 402


PP0V75_S3_MEM_VREFD0_B 28 30 89


1R2976
1K
1/16W
5%-LF
2 402


NOSTUFF
1C2951
0.1UF
1/16W
5%-LF
2 X5R
402

PLACE IT CLOSE TO DIMM CONNECTOR PIN

SYNCH MASTER=MATT		SYNCH DATE=01/06/2010	
PAGE TITLE			
DDR3 Vref Margining			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-8337	D
		REVISION	
A.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		29 OF 110	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT		28 OF 92	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
MEMORY CAPS			
 Apple Inc.		DRAWING NUMBER	051-8337
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		BRANCH	
		PAGE	30 OF 110
		SHEET	29 OF 92



Page Notes


- Power aliases required by this page:
- PPIV5_S0_MEM_A
 - PPIV5_S3_MEM_A
 - PPOV75_S0_MEM_VTT_A
 - PPSPD_S0_MEM_A (2.5 - 3.3V)
- Signal aliases required by this page:
- I2C_SODIMMA_SCL - ALL DQ, DQS, DM SIGNALS TO FACILITATE BITSTREAMS WITH ALIASES
 - I2C_SODIMMA_SDA
- BOM options provided by this page:
- (NONE)


SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
DDR3 SO-DIMMs 0 & 2		DRAWING NUMBER	051-8337
Apple Inc.		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	31 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	30 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



[illegible]

www.laptop-schematics.com



SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
PCI-E MiniCard Connector			
 Apple Inc.		DRAWING NUMBER	051-8337
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	A.0.0
		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	34 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	33 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

C

B

A


D

C

B

A

USB HUB-1



SEL1	SEL0	DESCRIPTION
DEFAULT K23F ==> 0	0	Internal Default with Self powered Operation
0	1	SMBUS Slave Config
1	0	Internal Default with Bus powered Operation
1	1	EEPROM Supported

NON_REM1	NON_REMO	DESCRIPTION
0	0	All ports are Non removable
0	1	Port1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port1,2 and 3 are non Removable

BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0721	2	SMSC USX2061-AEZG	U3500,U3600	CRITICAL	HUB_USX2061
338S0824	2	SMSC USB2514B	U3500,U3600	CRITICAL	HUB_USB2514B

SYNC MASTER=K74 MASTER

SYNC DATE=N/A

USB HUB 1

Apple Inc.


DRAWING NUMBER
051-8337

REVISION
A.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE
35 OF 110

SHEET
34 OF 92

SYMC MASTER-K74 MASTER		SYMC DATE-N/A	
PAGE TITLE			
USB HUB 2			
 Apple Inc.		DRAWING NUMBER 051-8337	
		SIZE D	
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH PAGE 36 OF 110 SHEET 35 OF 92	

D




D




B



A





BCM57765 SR pins are internal 1.2V switching regulator. See note for SR_DISABLE below.
If disabled: Okay to float VDD, VDDP & LX pin. VFB must always connect to =PPIV2_ENET_PHY.
If enabled: VDD/VDDP connect to =PP3V3_ENET_PHY (add bypassing), LX connects to inductor.

GPI01_LR_OUT is not for SD Card power,
just decoupling for BCM57765 CR I/Os.
Connect only to U3900 pins 9 and 20.

PHY Non-Volatile Memory

ROM contains MAC address, PCIe config
info as well as code for Bonjour proxy.
Required for proper PHY operation.
(Required ROM size TBD)

BCM57765_SR_DISABLE

If BCM57765 switching regulator is
used, this pin can float (alias to
TP_). If not used, must be pulled
to 3.3V ENET via 1K resistor (not
provided on this page).

BCM5764M pin-function

- 60-ENERGY_DET
- 13-WAKE*
- 53-VMAIN_PRSENT
- 59-SMB_CLK
- 58-SMB_DATA
- 54-VAUX_PRSENT
- 16-VDDIO
- 20-XTALVDDH
- 55-VDDC
- 17-VDDC
- 14-VDDC
- 06-VDDC
- 26-PCI_VDDL

BCM5764M Support

All parts below BOMOPTIONed BCM5764M

BCM5764M		BCM57765	
37 BCM57765 CR PWREN	R3980	0	1
37 BCM57765 SR VFB	R3981	0	1
86 37 BCM57765 CR DATA<5>	R3982	1K	1
37 BCM57765 CE L MS INS L	R3983	4.7K	1
37 BCM57765 VMMAIN PRSENT	R3984	4.7K	1
86 37 BCM57765 CR DATA<6>	R3985	1K	1
37 BCM57765 SR LX	R3986	0	1
37 BCM57765 VDDOCR PIN20	R3987	0	1
86 37 BCM57765 CR DATA<7>	R3988	0	1
37 BCM57765 XTALVDDH	R3989	0	1
37 BCM57765 SR VDD	R3990	0	1
37 BCM57765 SMB_CLK	R3991	0	1

Keep net short,
with no stubs.

SYNC MASTER=T27

SYNC DATE=11/30/2005

Ethernet PHY (Caesar II/IV)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8337

REVISION



A.0.0

PAGE


39 OF 110

SHEET

37 OF 92



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0654	1	K22/K23 PROD. RJ45	J4000	CRITICAL	METAL_IO
514-0733	1	K74/K75 RJ45, PLASTIC, PD/NI	J4000	CRITICAL	PLASTIC_IO

SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE			
Ethernet Connector			
 Apple Inc.		DRAWING NUMBER	051-8337
		SIZE	D
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		40 OF 110	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		38 OF 92	




D




B


A





TI PHY requires 1uF, not 0.33uF spec value.


TI PHY "Peaking Inductors" To Improve Data Eye



SYNC MASTER-MASTER		SYNC DATE-N/A	
PAGE TITLE			
FW: 1394B		MISC	
 Apple Inc.	DRAWING NUMBER	SIZE	
	051-8337	D	
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I/L NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I/V ALL RIGHTS RESERVED		PAGE	
		42 OF 110	
		SHEET	
		40 OF 92	







PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0672	2	K22/K23 PROD. USB	J4600,J4610	CRITICAL	METAL_IO
514-0731	2	K74/K75 USB, PLASTIC, PD/NI	J4600,J4610	CRITICAL	PLASTIC_IO

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0659	2	K22/K23 PROD. USB	J4620,J4630	CRITICAL	METAL_IO
514-0732	2	K74/K75 USB, PLASTIC, PD/NI	J4620,J4630	CRITICAL	PLASTIC_IO

SYNC MASTER=MASTER

SYNC DATE=11/30/2009

EXTERNAL USB CONNECTORS

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8337

SIZE

D

REVISION

A.0.0

BRANCH


PAGE

46 OF 110


SHEET

43 OF 92


IR RECEIVER CONNECTOR




CAMERA/ALS & BLUETOOTH (K37A) CONNECTOR




LAZAURS SD CARD READER BOARD CONNECTOR BACKUP TO CAESAR IV





SYNC MASTER=MASTER		SYNC DATE=11/06/2009	
PAGE TITLE			
Internal USB Connections			
 Apple Inc.		DRAWING NUMBER	051-8337
		SIZE	D
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	47 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	44 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

www.laptop-schematics.com



www.laptop-schematics.com


SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
SD READER CONNECTOR			
 Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	48 OF 110
		SHEET	45 OF 92



NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

U4900
H8S2117
(1 OF 3)

OMIT



U4900
H8S2117
(2 OF 3)


OMIT

NOTE: SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.

SMC_PB3:
SMC_IQ_THROTTLE_L for MG systems.
Otherwise, TP/NC okay (was ISENSE_CAL_EN)


PAGE TITLE		SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
SMC		Drawing NUMBER		SIZE	
Apple Inc.		051-8337		D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		A.0.0			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE		49 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET		46 OF 92	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					

SMC Reset "Button", Supervisor & AVREF Supply




MR1* and MR2* must both be low to cause manual reset.
Used on mobiles to support SMC reset via keyboard.
NOTE: Internal pull-ups are to VIN, not V+.


SMC Crystal Circuit




POWER BUTTON




MEM_EVENT




MISC. SIGNAL ALIASES




UNUSED PORT 7 ANALOG SENSORS



UNUSED PORT D ANALOG (INTERNAL PULLUPS)




UNUSED TP/NC ALIASES




TIES OFF AUDIO DETECT CIRCUIT WHEN BIDIWI IS NOT USED




=PP3V3_G3H_SMC




=PP3V3_S0_SMC



SMC PROCHOT 3.3V LEVEL SHIFTING





SMC & MXM THERMTRIP LEVEL SHIFTING




SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
SMC Support		DRAWING NUMBER	051-8337
Apple Inc.		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	50 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	47 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


Pin	Signal	Pin	Signal
85 48	SPI ALT MOSI	10	SPIROM USE MLB
85 48	SPI ALT MISO	11	SPI ALT CLK
85 46 17	LPC FRAME L	13	SPI ALT CS L
91 46 18 14	PM CLKRUN L	14	LPC SERIO
47 46	SMC TMS	17	LPC PWRDWN L
91 27	DEBUG RESET L	19	SMC TDI








CPU 1.5V CURRENT SENSE




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
104S0018	1	RES,2 MILLIOHM,1206	R5300	CPU_1V5_SENSE
101S0414	1	RES,0 OHM,1206,20 MILLIOHM MAX	R5300	PRODUCTION
132S0080	2	CAP,0.22UF,402	C5301,C5302	CPU_1V5_SENSE
116S0004	2	RES,0 OHM,402	C5301,C5302	PRODUCTION

CPU 1.5V VOLTAGE SENSE


CPU Voltage Sense / Filter




CPU CURRENT SENSE AMP & FILTER



CPU VTT CURRENT SENSE



MXM PWRSRC CURRENT & VOLTAGE SENSE



SYNC MASTER=K74 MASTER

SYNC DATE=N/A

CPU/GPU POWER SENSE

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8337

SIZE

D

REVISION

A.0.0

BRANCH

PAGE


53 OF 110


SHEET

50 OF 92

www.laptop-schematics.com

HDD OUT OF BAND TEMPERATURE SENSING LEVEL SHIFTING



SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
HDD TEMP SENSE			
 Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	54 OF 110
		SHEET	51 OF 92

[illegible]

SIDE NEAR MXM OR CPU

SILK_PART=MXM HSK

J5511
53780-8603
M-ST-SHM

L5512
FERR-220-OHM

L5513
FERR-220-OHM

SNS_T1_DP2

SNS_T2_DP2

SNS_ODD_P

SNS_ODD_N

SNS_T1_DP2

SNS_T2_DP2

SNS_ODD_P

SNS_ODD_N


SNS_T1_DP2


SNS_T2_DP2


SNS_ODD_P

SNS_ODD_N



SYNC MASTER=NICK		SYNC DATE=11/06/2009	
PAGE 1 OF 1			
REMOTE TEMP/POWER SENSORS			
	Apple Inc.		DRAWING NUMBER 051-8337
			SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		55 OF 110	
		SHEET 52 OF 92	



SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
HD AND OD FAN			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-8337	D	
REVISION		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		56 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		53 OF 92	
IV ALL RIGHTS RESERVED			

5V 5 = PP12V_S0_FAN

5V FAN


R5705
10K
5V 1.5K


R5704
1.5K


R5701
1.5K


C5708
4.7uF




PAGE		DRAWING NUMBER		SIZE	
CPU FAN & AMBIENT SENSE		051-8337		D	
 Apple Inc.		REVISION			
		A.0.0			
NOTICE OF PROPRIETARY PROPERTY:			BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			PAGE		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I WILL NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED			57 OF 110		
			SHEET		
			54 OF 92		



SYNC MASTER=K231F		SYNC DATE=11/30/2009	
PAGE TITLE		DRAWING NUMBER	
 Apple Inc.		051-8337	
		SIZE D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		A.0.0	
		BRANCH	
		PAGE 61 OF 110	
		SHEET 55 OF 92	




APPLE P/N 353S2456
4.5V POWER SUPPLY FOR CODEC



DIFF FSINPUT= 2.45VRMS
SE FSINPUT= 1.22VRMS
DAC1 FSOUTPUT= 1.34VRMS
DAC2/3 FSOUTPUTDIFF= 2.67VRMS
DAC2/3 FSOUTPUTSE= 1.34VRMS

HP OUT ZOBEL NETWORK



PAGE TITLE		SYNC DATE=02/02/2010	
AUDIO: CODEC/REGULATOR		DRAWING NUMBER	051-8337
Apple Inc.		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	62 OF 110
		SHEET	56 OF 92

D

C

B


A


D

C


B

A



SYNC MASTER=BREECE		SYNC DATE=02/02/2010	
PAGE TITLE			
AUDIO: FILTER/BUFFER			
 Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	63 OF 110
		SHEET	57 OF 92


RIGHT CH. SPEAKER AMP
APPLE P/N 353S2768



U6400 IS CLOCK MASTER
R6402=HIGH=MASTER
SPEAKER AMP GAIN = 9DB
SPEAKER AMP RIN = 89.6K TO 134K W/ 9DB
FC_HPF = 2.5HZ TO 3.8HZ

PAGE TITLE		SYNC DATE=02/02/2010	
AUDIO: SPEAKER AMP_1		DRAWING NUMBER	
Apple Inc.		051-8337	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		A.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		64 OF 110	
IV ALL RIGHTS RESERVED		SHEET	
		58 OF 92	


LEFT CH. SPEAKER AMP
APPLE P/N 353S2768



U6500 IS SLAVE
R6503 = LOW = SLAVE


SPEAKER AMP GAIN = 9DB
SPEAKER AMP RIN = 89.6K TO 134K W/ 9DB
FC_HPF = 2.5HZ TO 3.8HZ

PAGE TITLE		SYNC DATE=02/02/2010	
AUDIO: SPEAKER AMP			
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	65 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	59 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=BREECE		SYNC DATE=02/02/2010	
PAGE TITLE		Audio: MLB to I/O Conn.	
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	66 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	60 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


Internal Microphone Impedance Matching



AUDIO STAR GND AND STUFFING OPTIONS



IPHS HS Detect Debounce CKT




Digital Out

Headphone Out

LI Insert Detect

DP Audio Enable




SYNC MASTER=BREECE		SYNC DATE=02/02/2010	
PAGE TITLE		AUDIO: Detects/Grounding	
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
		BRANCH	
		PAGE	67 OF 110
		SHEET	61 OF 92
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			


FUNCTION	PIN	CONVERTER	VOLUME	ENABLE/ CNTRL TYPE	DETECT/ INTERRUPT
PRIMARY	0X0B	0X04	0X04	GPIO 3	N/A
SECONDARY	0X0A	0X03	0X03	GPIO 3	N/A
HEADPHONES	0X09	0X02	0X02	N/A	0X09 (A)
LINE INPUT	0X0C	0X05	0X05	N/A	LINE IN
BUILT-IN MICROPHONE	0X0D (13,B,RIGHT)	0X06	0X06	MICBIAS 80%	N/A
HEADSET MICROPHONE	0X0D (13,V22,B,LEFT)	0X06	0X06	MIKEY	MIKEY
SPDIF OUT	0X10	0X08	N/A	N/A	0X0D (B)
SPDIF IN	0X0F	0X07	N/A	N/A	N/A
MIKEY	N/A	N/A	N/A	MCP GPIO_38	MCP GPIO_5


MIKEY RECEIVER CKT

WRITE: 0X72 READ: 0X73 APN 353S2256



FLP = 8.82 KHZ
FHP = 80 HZ

SYNC MASTER=BREECE		SYNC DATE=02/02/2010	
PAGE TITLE			
AUDIO: Mikey			
	Apple Inc.	DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	68 OF 110
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	62 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



State	Manageability	SMC_PM_G2_ENABLE	PM_S4_STATE_L	PM_SLP_S3_L	PM_SLP_S4_L	PM_SLP_M_L
Run (S0/M0)	N/A	1	1	1	1	1
Sleep (S3/M1)	On	1	1	0	1	1
Soft-Off (S5/M1)	On	1	0	0	1	1
Sleep (S3/M-Off)	Off	1	1	0	1	0
Soft-Off (S5/M-Off)	Off	1	0	0	0	0
Battery Off (G3Hot)	N/A	0	0	0	0	0

OTHER RAILS ENABLED BY P3V3_S0 AND P5V_S0:
PP1V8_S0 VREG (CPU PLL)

SYNC MASTER=K74 MASTER

SYNC DATE=N/A

POWER SEQUENCING ENABLES

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-8337

REVISION
A.0.0

PAGE
69 OF 110

SHEET
63 OF 92

D

C

B

A




D

C


B

A

PGOOD COMPARATORS FOR PP1V8_S0 AND PP12V_S0



S0 RAILS PGOOD




ALL_SYS_PWRGD CIRCUIT

ASK INTEL: NEED 100K PULL-DOWN?


PAGE TITLE		PAGE NUMBER	
POWER SEQUENCING PGOOD		70 OF 110	
Apple Inc.		64 OF 92	
NOTICE OF PROPRIETARY PROPERTY:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		I NOT TO REPRODUCE OR COPY IT	
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		I V ALL RIGHTS RESERVED	


A



OUTPUT BULK DECOUPLING: 128S0209
PPVCORE_S0_CPU_REG
???A MAX

SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE		VREG: CPU CORE - PHASES 1-3	
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	72 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	66 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
VREG: CPU CORE		CAPS	
	Apple Inc.	DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	73 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	67 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




CPU VTT REG 1.1V

O/P= PPVTT_S0_CPU_REG



1.1V DEFAULT, OTHER VALUES TBD


VID<2:0>	Voltage
000	+1.100V

SYNC MASTER-NICK		SYNC DATE=12/08/2009	
PAGE TITLE			
CPU VTT REGULATOR			
	Apple Inc.		DRAWING NUMBER 051-8337
			SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I WILL NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I AM NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I AM NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
		PAGE 74 OF 110	
		SHEET 68 OF 92	



IBEX PEAK CORE REG 1.05V OUTPUT = PP1V05_S0_REG

PP1V05_S0_REG
VOUT = 1.05V
PEAK = 7.5A
AVG = 3A



PAGE TITLE		SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
IBEX PEAK CORE		DRAWING NUMBER		SIZE	
Apple Inc.		051-8337		D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION		A.0.0	
THE INFORMATION CONTAINED HEREIN IS THE		BRANCH			
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.		PAGE		76 OF 110	
THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET		69 OF 92	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					

D



B


A

D


C

B


A

SYNC MASTER-NICK		SYNC DATE=12/08/2009	
PAGE TITLE			
5V_S3 / 3V3_S5 VREGS			
	Apple Inc.		DRAWING NUMBER 051-8337
			SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I WILL NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		77 OF 110	
		SHEET 70 OF 92	

1.5 V DDR SUPPLY



1.8 V SUPPLY





SYNC MASTER=K23F		SYNC DATE=11/30/2009	
PAGE TITLE		1.5V / 1.8V VREGS	
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	78 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	71 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


www.laptop-schematics.com


3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC VRef generator



SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
3.42 G3HOT SUPPLY			
		DRAWING NUMBER	SIZE
Apple Inc.		051-8337	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		79	OF 110
		SHEET	
		72	OF 92



SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
S3+S0 FETS			
 Apple Inc.		DRAWING NUMBER	
		051-8337	
		SIZE	
		D	
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		80 OF 110	
		SHEET	
		73 OF 92	

Power aliases required by this page:


- =PP3V3_S0_MXM
- =PP5V_S0_MXM
- =PPFV_S0_MXM_PWRSRC


Signal aliases required by this page:

(NONE)

BOM options provided by this page:

- MXM





Page Notes

Power aliases required by this page:
- =PP3V3_S0_MXM

Signal aliases required by this page:
- =SMB_MXM_THRM_DATA - =PM_MXM_PGOOD_PULLUP
- =SMB_MXM_THRM_CLK

BOM options provided by this page:

PULLUPS & PULLDOWNS AT MXM CONNECTOR

MXM SYSTEM INFORMATION ROM

PLACE CLOSE TO J8400

PAGE TITLE		SYNC DATE=N/A	
MXM I/O		DRAWING NUMBER	
Apple Inc.		051-8337	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		A.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		85 OF 110	
IV ALL RIGHTS RESERVED		SHEET	
		75 OF 92	

Page Notes

Power aliases required by this page:

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Unused MXM Interfaces

87 75	MXM LVDS A CLK N	==	NC MXM LVDS A CLK N	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS A CLK P	==	NC MXM LVDS A CLK P	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS A DATA N<0>	==	NC MXM LVDS A DATA N<0>	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS A DATA P<0>	==	NC MXM LVDS A DATA P<0>	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS A DATA N<1>	==	NC MXM LVDS A DATA N<1>	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS A DATA P<1>	==	NC MXM LVDS A DATA P<1>	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS A DATA N<2>	==	NC MXM LVDS A DATA N<2>	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS A DATA P<2>	==	NC MXM LVDS A DATA P<2>	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS A DATA N<3>	==	NC MXM LVDS A DATA N<3>	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS A DATA P<3>	==	NC MXM LVDS A DATA P<3>	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS B CLK N	==	NC MXM LVDS B CLK N	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS B CLK P	==	NC MXM LVDS B CLK P	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS B DATA N<0>	==	NC MXM LVDS B DATA N<0>	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS B DATA P<0>	==	NC MXM LVDS B DATA P<0>	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS B DATA N<1>	==	NC MXM LVDS B DATA N<1>	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS B DATA P<1>	==	NC MXM LVDS B DATA P<1>	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS B DATA N<2>	==	NC MXM LVDS B DATA N<2>	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS B DATA P<2>	==	NC MXM LVDS B DATA P<2>	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS B DATA N<3>	==	NC MXM LVDS B DATA N<3>	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS B DATA P<3>	==	NC MXM LVDS B DATA P<3>	MAKE_BASE=TRUE NO_TEST=TRUE

Unused MXM DP Interfaces


87 74	MXM DP B ML P<0..3>	==	NC MXM DP B ML P<0..3>	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM DP B ML N<0..3>	==	NC MXM DP B ML N<0..3>	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM DP B AUX P	==	NC MXM DP B AUX P	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM DP B AUX N	==	NC MXM DP B AUX N	MAKE_BASE=TRUE NO_TEST=TRUE
74	MXM DP B HPD	==	NC MXM DP B HPD	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM DP D ML P<0..3>	==	NC MXM DP D ML P<0..3>	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM DP D ML N<0..3>	==	NC MXM DP D ML N<0..3>	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM DP D AUX P	==	NC MXM DP D AUX P	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM DP D AUX N	==	NC MXM DP D AUX N	MAKE_BASE=TRUE NO_TEST=TRUE
74	MXM DP D HPD	==	NC MXM DP D HPD	MAKE_BASE=TRUE NO_TEST=TRUE


UNUSED MXM CONTROL SIGNALS

75	MXM PNL BL EN	==	NC MXM PNL BL EN	MAKE_BASE=TRUE NO_TEST=TRUE
75	MXM PNL PWR EN	==	NC MXM PNL PWR EN	MAKE_BASE=TRUE NO_TEST=TRUE

DISPLAY AUDIO MUX NOT USED - SEND SPDIF TO CODEC

85 60	TPN	AUD SPDIF IN	==	AUD SPDIF IN CODEC	END 56
		MAKE_BASE=TRUE			
78	TPN	DP INT SPDIF AUDIO	==	TP DP INT SPDIF AUDIO	
		MAKE_BASE=TRUE			

SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
Display: Aliases			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-8337		D
	REVISION		
	A.0.0		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		PAGE	
		87	OF 110
SHEET			
		77	OF 92



Page Notes


Power aliases required by this page:


- =PP12V_S0_LCD
- =PP3V3_S0_DP


Signal aliases required by this page:

- =SMB_DP_TCON_SCL, =SMB_DP_TCON_SDA

BOM options provided by this page:

SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
Display: Int DP Connector			
 Apple Inc.		DRAWING NUMBER	051-8337
		SIZE	D
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	90 OF 110
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	78 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			






PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
S14-0686	1	K22/K23 PROD. MDP	J9400	CRITICAL	METAL_IO
S14-0727	1	K74/K75 MDP, PLASTIC, PD/NI	J9400	CRITICAL	PLASTIC_IO

SYNC MASTER=K74 MASTER

SYNC DATE=N/A

Display: Ext DP Connector

 Apple Inc.

DRAWING NUMBER
051-8337

REVISION
A.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE
94 OF 110

SHEET
81 OF 92

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=4X_DIELECTRIC	?	PCIE	TOP,BOTTOM	=4X_DIELECTRIC	?
CLK_PCIE	*	0.5 MM	?				

CPU

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_RCOMP_PHY	*	Y	0.254 MM	0.200 MM	3.0 MM	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?
CPU_ITP	*	0.2 MM	?
CPU_RCOMP	*	0.2 MM	?

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=5X_DIELECTRIC	?	SATA	TOP,BOTTOM	=5X_DIELECTRIC	?

ELECTRICAL_CONSTRAINT_SET	NET_TYPE				
	PHYSICAL	SPACING			
PCIE GRAPHICS	PCIE_85D	PCIE	PEG R2D C P<15..0>	8 76	
	PCIE_85D	PCIE	PEG R2D C N<15..0>	8 76	
	PCIE_85D	PCIE	PEG D2R P<15..0>	8 76	
	PCIE_85D	PCIE	PEG D2R N<15..0>	8 76	
	PCIE_85D	PCIE	MMX PCIE R2D P<15..0>	74 76	
	PCIE_85D	PCIE	MMX PCIE R2D N<15..0>	74 76	
	PCIE_85D	PCIE	MMX PCIE D2R P<15..0>	74 76	
	PCIE_85D	PCIE	MMX PCIE D2R N<15..0>	74 76	
PCIE I/O	PCIE_85D	PCIE	PCIE MINI R2D P	33	
	PCIE_85D	PCIE	PCIE MINI R2D N	33	
	PCIE_85D	PCIE	PCIE MINI R2D C P	17 33	
	PCIE_85D	PCIE	PCIE MINI R2D C N	17 33	
	PCIE_85D	PCIE	PCIE MINI D2R P	17 33	
	PCIE_85D	PCIE	PCIE MINI D2R N	17 33	
	PCIE_85D	PCIE	PCIE FW R2D P	39	
	PCIE_85D	PCIE	PCIE FW R2D N	39	
	PCIE_85D	PCIE	PCIE FW R2D C P	17 39	
	PCIE_85D	PCIE	PCIE FW R2D C N	17 39	
	PCIE_85D	PCIE	PCIE FW D2R P	17 39	
	PCIE_85D	PCIE	PCIE FW D2R N	17 39	
	PCIE_85D	PCIE	PCIE FW D2R C P	39	
	PCIE_85D	PCIE	PCIE FW D2R C N	39	
	DMI	PCIE_85D	PCIE	DMI S2N P<3..0>	9 18
		PCIE_85D	PCIE	DMI S2N N<3..0>	9 18
PCIE_85D		PCIE	DMI N2S P<3..0>	9 18	
PCIE_85D		PCIE	DMI N2S N<3..0>	9 18	
FDI					
PCIE REF CLOCKS	CLK_PCIE_100D	CLK_PCIE	GPU CLK100M PCIE P	8	
	CLK_PCIE_100D	CLK_PCIE	GPU CLK100M PCIE N	8	
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI P	17 33	
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI N	17 33	
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FW P	17 39	
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FW N	17 39	
	ENET_100D	ENET_MII	PCIE CLK100M ENET P	17 37	
ENET_100D	ENET_MII	PCIE CLK100M ENET N	17 37		
SATA	SATA_85D	SATA	SATA HDD R2D C P	17 42	
	SATA_85D	SATA	SATA HDD R2D C N	17 42	
	SATA_85D	SATA	SATA HDD R2D P	42	
	SATA_85D	SATA	SATA HDD R2D N	42	
	SATA_85D	SATA	SATA HDD D2R P	17 42	
	SATA_85D	SATA	SATA HDD D2R N	17 42	
	SATA_85D	SATA	SATA HDD D2R C P	42	
	SATA_85D	SATA	SATA HDD D2R C N	42	
	SATA_85D	SATA	SATA ODD R2D C P	17 42	
	SATA_85D	SATA	SATA ODD R2D C N	17 42	
	SATA_85D	SATA	SATA ODD R2D P	42	
	SATA_85D	SATA	SATA ODD R2D N	42	
	SATA_85D	SATA	SATA ODD D2R P	17 42	
	SATA_85D	SATA	SATA ODD D2R N	17 42	
	SATA_85D	SATA	SATA ODD D2R C P	42	
	SATA_85D	SATA	SATA ODD D2R C N	42	
	CLOCKS	CLK_PCIE_100D	CLK_PCIE	FSB CLK133M CPU P	10 20
		CLK_PCIE_100D	CLK_PCIE	FSB CLK133M CPU N	10 20
CLK_PCIE_100D		CLK_PCIE	GFX CLK120M DPLLSS P	10 17	
CLK_PCIE_100D		CLK_PCIE	GFX CLK120M DPLLSS N	10 17	
CLK_PCIE_100D		CLK_PCIE	FSB CLK133M ITP P	10 24	
CLK_PCIE_100D		CLK_PCIE	FSB CLK133M ITP N	10 24	
CLK_PCIE_100D		CLK_PCIE	PCIE CLK100M CPU P	10 17	
CLK_PCIE_100D		CLK_PCIE	PCIE CLK100M CPU N	10 17	
CLK_PCIE_100D		CLK_PCIE	PCIE CLK100M PCH P	17 25	
CLK_PCIE_100D		CLK_PCIE	PCIE CLK100M PCH N	17 25	
CLK_PCIE_100D		CLK_PCIE	FSB CLK133M PCH P	17 25	
CLK_PCIE_100D		CLK_PCIE	FSB CLK133M PCH N	17 25	
CLK_PCIE_100D	CLK_PCIE	PCH CLK96M DOT P	17 25		
CLK_PCIE_100D	CLK_PCIE	PCH CLK96M DOT N	17 25		
CLK_PCIE_100D	CLK_PCIE	PCH CLK100M SATA P	17 25		
CLK_PCIE_100D	CLK_PCIE	PCH CLK100M SATA N	17 25		

ANY OTHER LYNNFIELD CONSTRAINTS NOT COVERED ON PAGES 101 AND 107 SHOULD GO ON THIS PAGE TOO

SYNC MASTER=K74_MASTER

SYNC DATE=N/A

PCIE/DMI/FDI/SATA CONSTRAINTS

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER
051-8337

REVISION
A.0.0

BRANCH

PAGE
102 OF 110

SHEET
84 OF 92



PCH CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCH	*	0.2 MM	?
COMP_PCH	*	0.2 MM	?

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	0.2 MM	?

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	0.15 MM	?
CLK_LPC	*	0.2 MM	?

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	TOP,BOTTOM	=4X_DIELECTRIC	?

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2X_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2X_DIELECTRIC	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	0.2 MM	?

XTAL Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_XTAL	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
XTAL	*	=4X_DIELECTRIC	?

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
	PCI_55S	PCI	PCI REQ0 L
	PCI_55S	PCI	PCI REQ1 L
	CLK_PCI_55S	CLK_PCI	PCH CLK33M PCIOUT
	CLK_PCI_55S	CLK_PCI	PCH CLK33M PCIIN
	LPC_55S	LPC	LPC AD<3..0>
	LPC_55S	LPC	LPC FRAME L
	CLK_LPC_55S	CLK_LPC	LPC CLK33M SMC R
	CLK_LPC_55S	CLK_LPC	LPC CLK33M SMC
	CLK_LPC_55S	CLK_LPC	LPC CLK33M LPCPLUS
	CLK_LPC_55S	PM	PM CLK32K SUSCLK R
	CLK_LPC_55S	PM	PM CLK32K SUSCLK
	CLK_LPC_55S	CLK_LPC	LPC CLK33M LPCPLUS R
	USB_90D	USB	USB EXTA P
	USB_90D	USB	USB EXTA N
	USB_90D	USB	USB PORT0 P
	USB_90D	USB	USB PORT0 N
	USB_90D	USB	USB EXTB P
	USB_90D	USB	USB EXTB N
	USB_90D	USB	USB PORT1 P
	USB_90D	USB	USB PORT1 N
	USB_90D	USB	USB EXTC P
	USB_90D	USB	USB EXTC N
	USB_90D	USB	USB PORT2 P
	USB_90D	USB	USB PORT2 N
	USB_90D	USB	USB EXTD P
	USB_90D	USB	USB EXTD N
	USB_90D	USB	USB D MUXED P
	USB_90D	USB	USB D MUXED N
	USB_90D	USB	USB PORT3 P
	USB_90D	USB	USB PORT3 N
	USB_90D	USB	USB CAMERA P
	USB_90D	USB	USB CAMERA N
	USB_90D	USB	USB CAMERA L P
	USB_90D	USB	USB CAMERA L N
	USB_90D	USB	USB BT P
	USB_90D	USB	USB BT N
	USB_90D	USB	USB BT L P
	USB_90D	USB	USB BT L N
	USB_90D	USB	USB IR P
	USB_90D	USB	USB IR N
	USB_90D	USB	USB IR L P
	USB_90D	USB	USB IR L N
	USB_90D	USB	USB SDCARD P
	USB_90D	USB	USB SDCARD N
	USB_90D	USB	USB SDCARD L P
	USB_90D	USB	USB SDCARD L N
	CLK_XTAL	XTAL	PCH CLK32K RTCX1
	CLK_XTAL	XTAL	PCH CLK32K RTCX2
	CLK_XTAL	XTAL	CK505 XTAL IN
	CLK_XTAL	XTAL	CK505 XTAL OUT
	CLK_PCH_55S	CLK_PCH	PCH CLK14P3M REFCLK
	USB_90D	USB	USB HUB1 UP P
	USB_90D	USB	USB HUB1 UP N
	USB_90D	USB	USB HUB2 UP P
	USB_90D	USB	USB HUB2 UP N


ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
	SPI_55S	SPI	SPI CLK R
	SPI_55S	SPI	SPI CLK
	SPI_55S	SPI	SPI MOSI R
	SPI_55S	SPI	SPI MOSI
	SPI_55S	SPI	SPI MISO
	SPI_55S	SPI	SPI MISO R
	SPI_55S	SPI	SPI CS0 R L
	SPI_55S	SPI	SPI CS0 L
	SPI_55S	SPI	SPI MIB CS L
	SPI_55S	SPI	SPI ALT CS L
	SPI_55S	SPI	SPI ALT MOSI
	SPI_55S	SPI	SPI ALT MISO
	SPI_55S	SPI	SPI ALT CLK
	HDA_55S	HDA	HDA BIT CLK
	HDA_55S	HDA	HDA BIT CLK R
	HDA_55S	HDA	HDA RST L
	HDA_55S	HDA	HDA RST R L
	HDA_55S	HDA	HDA SDOUT
	HDA_55S	HDA	HDA SDOUT R
	HDA_55S	HDA	HDA SYNC
	HDA_55S	HDA	HDA SYNC R
	HDA_55S	HDA	HDA SDINO
	HDA_55S	HDA	AUD SDI R
	HDA_55S	HDA	AUD SPDIF IN
	HDA_55S	HDA	AUD SPDIF OUT
	HDA_55S	HDA	AUD SPDIF CHIP
	HDA_55S	HDA	AUD SPKR OUTLO1L NOUT
	HDA_55S	HDA	AUD SPKR OUTLO1L POUT
	HDA_55S	HDA	AUD SPKR OUTLO1R NOUT
	HDA_55S	HDA	AUD SPKR OUTLO1R POUT
	HDA_55S	HDA	AUD SPKR OUTLO2L NOUT
	HDA_55S	HDA	AUD SPKR OUTLO2L POUT
	HDA_55S	HDA	AUD SPKR OUTLO2R NOUT
	HDA_55S	HDA	AUD SPKR OUTLO2R POUT
	CLK_XTAL	XTAL	PCH CLK25M XTALOUT
	CLK_XTAL	XTAL	PCH CLK25M XTALIN
	PCH_55S	COMP_PCH	PCH USB RBIAS
	PCH_55S	COMP_PCH	PCH SATAICOMP
	PCH_55S	COMP_PCH	PCH XCLK RCOMP
	PCH_55S	COMP_PCH	PCH DMI COMP
	CLK_XTAL	XTAL	USB HUB1 XTAL1
	CLK_XTAL	XTAL	USB HUB1 XTAL2
	PCH_55S	COMP_PCH	USB HUB1 RBIAS
	CLK_XTAL	XTAL	USB HUB2 XTAL1
	CLK_XTAL	XTAL	USB HUB2 XTAL2
	PCH_55S	COMP_PCH	USB HUB2 RBIAS

SYNC MASTER=K74 MASTER

SYNC DATE=N/A

PAGE TITLE

IBEX PEAK CONSTRAINTS

 Apple Inc.

DRAWING NUMBER
051-8337

REVISION
A.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BRANCH
PAGE
103 OF 110
SHEET
85 OF 92

CAESAR II (ETHERNET) CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BUFO_CLK	*	=3:1_SPACING	?
ENET_MII	*	0.3 MM	?
ENET_SE	*	=STANDARD	?

SOURCE: BROADCOM 5764M-DS04-RDS. PAGE 38

CAESAR II (ETHERNET) CONSTRAINTS

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_DIFF	*	0.6 MM	?

CAESAR IV (SD) CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SD_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SD	*	=3:1_SPACING	?

FireWire Interface Constraints

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

AUDIO CONSTRAINTS

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
AUDIO	*	=3:1_SPACING	?

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
AUD_DIFF	*	1:1_DIFFPAIR


ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
	ENET_50S	ENET_SE	
	ENET_50S	HUF0_CLK	
	ENET_50S	HUF0_CLK	
	ENET_50S	HUF0_CLK	
	ENET_100D	ENET_DIFF	
	ENET_100D	ENET_DIFF	
	ENET_100D	ENET_DIFF	
	ENET_100D	ENET_DIFF	
	ENET_100D	ENET_MII	
	ENET_100D	ENET_MII	
	ENET_100D	ENET_MII	
	ENET_100D	ENET_MII	
	ENET_100D	ENET_MII	
	ENET_100D	ENET_MII	
	ENET_100D	ENET_MII	
	ENET_100D	ENET_MII	
	ENET_100D	ENET_MII	
	SD_50S	SD	
	SD_50S	SD	
	SD_50S	SD	
	SD_50S	SD	
	SD_50S	SD	

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
		FW_110in	FW_TP	FW PORT0 TPA P 40
		FW_110in	FW_TP	FW PORT0 TPA N 40
		FW_110in	FW_TP	FW PORT0 TPB P 40
		FW_110in	FW_TP	FW PORT0 TPB N 40
		FW_110in	FW_TP	FW PORT0 TPA F P 41
		FW_110in	FW_TP	FW PORT0 TPA F N 41
		FW_110in	FW_TP	FW PORT0 TPB F P 41
		FW_110in	FW_TP	FW PORT0 TPB F N 41
PORT 1 & 2 NOT USED				
		FW_110in	FW_TP	FW P0 TPA L P 40
		FW_110in	FW_TP	FW P0 TPA L N 40
		FW_110in	FW_TP	FW P0 TPB L P 40
		FW_110in	FW_TP	FW P0 TPB L N 40
UNUSED FW NETS PHYSICAL PROPERTIES				
		FW_110in	FW_TP	FW P1 TPA P 39
		FW_110in	FW_TP	FW P1 TPA N 39
		FW_110in	FW_TP	FW P2 TPA P 39
		FW_110in	FW_TP	FW P2 TPA N 39 40

AUDIO NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET		NET_TYPE	
		PHYSICAL	SPACING
	AUD_DIFF	AUDIO	AUDAMPINBLN
	AUD_DIFF	AUDIO	AUDAMPINBLP
	AUD_DIFF	AUDIO	AUDAMPINLN
	AUD_DIFF	AUDIO	AUDAMPINLP
	AUD_DIFF	AUDIO	AUD_LO2_N_R
	AUD_DIFF	AUDIO	AUD_LO2_P_R
	AUD_DIFF	AUDIO	AUDAMPINBRN
	AUD_DIFF	AUDIO	AUDAMPINBRP
	AUD_DIFF	AUDIO	AUDAMPINRN
	AUD_DIFF	AUDIO	AUDAMPINRP
	AUD_DIFF	AUDIO	AUD_LO1_N_R
	AUD_DIFF	AUDIO	AUD_LO1_P_R
	AUD_DIFF	AUDIO	AUDAMPINCLN
	AUD_DIFF	AUDIO	AUDAMPINCLP
	AUD_DIFF	AUDIO	AUD_AMPINLN
	AUD_DIFF	AUDIO	AUD_AMPINLP
	AUD_DIFF	AUDIO	AUD_LO2_N_L
	AUD_DIFF	AUDIO	AUD_LO2_P_L
	AUD_DIFF	AUDIO	AUDAMPINCRN
	AUD_DIFF	AUDIO	AUDAMPINCRP
	AUD_DIFF	AUDIO	AUD_AMPINRN
	AUD_DIFF	AUDIO	AUD_AMPINRP
	AUD_DIFF	AUDIO	AUD_LO1_N_L
	AUD_DIFF	AUDIO	AUD_LO1_P_L

SYMC MASTER-K74 MASTER		SYMC DATE-N/A	
PAGE TITLE			
ENET/SD/FW/AUD CONSTRAINTS			
 Apple Inc.		DRAWING NUMBER 051-8337	
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		104 OF 110	
		SHEET	
		86 OF 92	

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
THERMAL	*	*	4:1_SPACING
THERMAL	POWER	*	PWR_P2MM
THERMAL	GND	*	GND_P2MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
THERM_DIFF	*	1:1_DIFFPAIR
SNS_DIFF	*	1:1_DIFFPAIR

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
	PHYSICAL	SPACING			
	SMR 5.5G	SMR	SMRUS SMC A S3 SCL	49	
	SMR 5.5G	SMR	SMRUS SMC A S3 SDA	49	
	SMR 5.5G	SMR	SMRUS SMC B S0 SCL	49	
	SMR 5.5G	SMR	SMRUS SMC B S0 SDA	49	
	SMR 5.5G	SMR	SMRUS SMC 0 S0 SCL	49	
	SMR 5.5G	SMR	SMRUS SMC 0 S0 SDA	49	
	SMR 5.5G	SMR	SMRUS SMC BSA SCL	49	
	SMR 5.5G	SMR	SMRUS SMC BSA SDA	49	
	SMR 5.5G	SMR	SMRUS SMC MGMT SCL	49 88	
	SMR 5.5G	SMR	SMRUS SMC MGMT SDA	49 88	
	SMR 5.5G	SMR	SMRUS SMC MGMT SCL	49 88	
	SMR 5.5G	SMR	SMRUS SMC MGMT SDA	49 88	
	SMR 5.5G	SMR	SMRUS PCH CLK	17 49	
	SMR 5.5G	SMR	SMRUS PCH DATA	17 49	
	SMR 5.5G	SMR	SMR PCH 0 CLK	17 49	
	SMR 5.5G	SMR	SMR PCH 0 DATA	17 49	
	SMR 5.5G	SMR	SMR PCH 1 CLK	17 49	
	SMR 5.5G	SMR	SMR PCH 1 DATA	17 49	
CLK_XTAL	XTAL		SMC_EXTAL	46 47	
CLK_XTAL	XTAL		SMC_XTAL	46 47	

SMC THERMAL NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
□	THERM DIFF	THERMAL	SNS T1 DP1	52
□	THERM DIFF	THERMAL	SNS T1 DN1	52
□	THERM DIFF	THERMAL	SNS T1 DP2 DN3	46 52
□	THERM DIFF	THERMAL	SNS T1 DN2 DP3	46 52
□	THERM DIFF	THERMAL	SNS T2 DP1	52
□	THERM DIFF	THERMAL	SNS T2 DN1	52
□	THERM DIFF	THERMAL	SNS T2 DP2	52
□	THERM DIFF	THERMAL	SNS T2 DN2	52
□	THERM DIFF	THERMAL	SNS T2 DP3	52
□	THERM DIFF	THERMAL	SNS T2 DN3	52
□	THERM DIFF	THERMAL	SNS ODD P	52 92
□	THERM DIFF	THERMAL	SNS ODD N	52 92
□	THERM DIFF	THERMAL	SNS CPU H P	52
□	THERM DIFF	THERMAL	SNS CPU H N	52
□	THERM DIFF	THERMAL	SNS SKIN P	52 92
□	THERM DIFF	THERMAL	SNS SKIN N	52 92
□	THERM DIFF	THERMAL	SNS AMB P	52 54 92
□	THERM DIFF	THERMAL	SNS AMB N	52 54 92
□	THERM DIFF	THERMAL	SNS MXM P	52
□	THERM DIFF	THERMAL	SNS MXM N	52
□				
□		THERMAL	HDD OOB TEMP FILT	51 92
□		THERMAL	HDD OOB TEMP	51
□		THERMAL	HDD OOB TEMP R	51
□		THERMAL	SMC HDD OOB TEMP	46 51

SMC VOLTAGE/CURRENT NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	THERM_DIFF	THERMAL	SENSE MXM P	50
	THERM_DIFF	THERMAL	SENSE MXM N	50
	THERM_DIFF	THERMAL	SENSE VTT R P	
	THERM_DIFF	THERMAL	SENSE VTT R N	
	THERM_DIFF	THERMAL	SENSE CPU LV5 P	50
	THERM_DIFF	THERMAL	SENSE CPU LV5 N	50
	THERM_DIFF	THERMAL	SENSE CPU VTT P	
	THERM_DIFF	THERMAL	SENSE CPU VTT N	
		THERMAL	GND_SMC_AVSS	46 47 50
		THERMAL	SMC_CPU_LV5_ISENSE	46 50
		THERMAL	SMC_CPU_LV5_ISENSE_R	50
		THERMAL	SMC_CPU_LV5_VSENSE	46 50
		THERMAL	SMC_CPU_VSENSE	46 50
	VID_PWT	VR_CTL	VR_CPU_IOUT	12 65
	THERM_DIFF	THERMAL	VR_ISNS_CPU_P	50
	THERM_DIFF	THERMAL	VR_ISNS_CPU_N	50
		THERMAL	SNS_PS_CPU_ISNS	50
		THERMAL	SMC_CPU_ISENSE	46 50

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SWITCHNODE	SWITCHNODE	BGA_P1MM	BGA_P2MM
SWITCHNODE	POWER	BGA_P1MM	BGA_P2MM
SWITCHNODE	GND	BGA_P1MM	BGA_P2MM
SWITCHNODE	*	BGA_P1MM	BGA_P2MM
SWITCHNODE	POWER	*	6:1_SPACING
SWITCHNODE	GND	*	6:1_SPACING
SWITCHNODE	*	*	SWITCHNODE

POWER NET PROPERTIES

			NET_TYPE	
	PHYSICAL	SPACING	VOLTAGE	
R90P	POWER	SWITCHNODE	1.5V	VR CPU PHASE1 66
R90P	POWER	SWITCHNODE	1.5V	VR CPU PHASE2 66
R90P	POWER	SWITCHNODE	1.5V	VR CPU PHASE3 66
R90P	POWER	SWITCHNODE	3.3V	P3V3S5 REG PHASE 70
R90P	POWER	SWITCHNODE	5V	P5VS3 REG PHASE 70
R90P	POWER	SWITCHNODE	1.1V	VTT REG PHASE 70
R90P	POWER	SWITCHNODE	3.4V	P3V4ZG3H SW 72
R90P	POWER	SWITCHNODE	1.05V	PCHCORE REG PHASE 69
R90P	POWER	SWITCHNODE	1.5V	DDR REG PHASE 71
R90P	POWER	SWITCHNODE	1.8V	PIV8 REG PHASE 71
R90P	POWER	POWER	1.5V	PP0V75 S3 MEM VREFCA A 28 30
R90P	POWER	POWER	1.5V	PP0V75 S3 MEM VREFCA B 28 31
R90P	POWER	POWER	1.5V	PP0V75 S3 MEM VREFDO A 28 30
R90P	POWER	POWER	1.5V	PP0V75 S3 MEM VREFDO B 28 31
R90P	POWER	POWER	12V	PP12V AUD SPKRAMP PLANE
R90P	POWER	POWER	12V	PP12V S0 5 64
R90P	POWER	POWER	12V	PP12V S0 CPU FLTRD 5 66
R90P	POWER	POWER	12V	PP12V S0 FAN0 L 53 92
R90P	POWER	POWER	12V	PP12V S0 FAN1 L 53 92
R90P	POWER	POWER	12V	PP12V S0 FAN2 L 54 92
R90P	POWER	POWER	12V	PP12V G3H 5 72
R90P	POWER	POWER	12V	PP12V S5 5
R90P	POWER	POWER	12V	FW PORT0 VP 41
R90P	POWER	POWER	12V	FW PORT0 VP_F 41
R90P	POWER	POWER	12V	PPVP FW PHY CPS 40 41
R90P	POWER	POWER	1.1V	PPVCORE S0 CPU 5
R90P	POWER	POWER	1.1V	PPVCORE S0 CPU REG1 66
R90P	POWER	POWER	1.1V	PPVCORE S0 CPU REG2 66
R90P	POWER	POWER	1.1V	PPVCORE S0 CPU REG3 66
R90P	POWER	POWER	1.05V	PP1V05 S0 5
R90P	POWER	POWER	1.05V	PP1V05 S0 CK505_F 25
R90P	POWER	POWER	1.05V	PP1V05 S0 PCH VCCADPLL_A 10
R90P	POWER	POWER	1.05V	PP1V05 S0 PCH VCCADPLLB 10
R90P	POWER	POWER	1.05V	PP1V05 S0 PCH VCCADPLLB_F 10
R90P	POWER	POWER	1.05V	PP1V05 S0 PCH VCCAPLLB_EXP 21
R90P	POWER	POWER	1.05V	PP1V05 S0 PCH VCCAPLLB_FDI 21
R90P	POWER	POWER	1.05V	PP1V05 S0 PCH VCCAPLLB_SATA 21
R90P	POWER	POWER	1.05V	PP1V05 S0 PCH VCCA_CLK 21
R90P	POWER	POWER	1.05V	PP1V05_SM_PCH LAN 5
R90P	POWER	POWER	1.1V	PPVTI S0 5 50
R90P	POWER	POWER	0.75V	PPVTI S0 DDR 5
R90P	POWER	POWER	0.75V	PP0V75 S0 5
R90P	POWER	POWER	1.5V	PP1V5 S0 5
R90P	POWER	POWER	1.5V	PP1V5 S0 CK505_F 25
R90P	POWER	POWER	1.5V	PP1V5 S0 CK505_R 25
R90P	POWER	POWER	1.5V	PP1V5 S3 5
R90P	POWER	POWER	1.5V	PP1V5 CPU MEM 5 50
R90P	POWER	POWER	1.5V	PP1V8R1V5 S0_PCH_VCCVRM 21
R90P	POWER	POWER	1.5V	PP1V5_FW_VDDA 39
R90P	POWER	POWER	1.5V	PP1V8 S0 5
R90P	POWER	POWER	1.96V	PP1V96_FW_PL1VDD 39
R90P	POWER	POWER	1.96V	PP1V95_FW_FWPHY 39 40

POWER NET PROPERTIES

NET_TYPE				
PHYSICAL		SPACING	VOLTAGE	
PP3V3	POWER	POWER	3.3V	PP3V3 S0
PP3V3	POWER	POWER	3.3V	PP3V3 S0 CK505 F
PP3V3	POWER	POWER	3.3V	PP3V3 S0 DPFIWE
PP3V3	POWER	POWER	3.3V	PP3V3 S0 DPFWR
PP3V3	POWER	POWER	3.3V	PP3V3 S0 HS F
PP3V3	POWER	POWER	3.3V	PP3V3 S0 PCH VCCA DAC
PP3V3	POWER	POWER	3.3V	PP3V3 S0 TSENS R
PP3V3	POWER	POWER	3.3V	PP3V3 S3
PP3V3	POWER	POWER	3.3V	PP3V3 S3 BT FLT
PP3V3	POWER	POWER	3.3V	PP3V3 S3 SDCARD FLT
PP3V3	POWER	POWER	3.3V	PP3V3 S5
PPVTT	POWER	POWER	3.3V	PPVTT S3 DDR BUF
PPV	POWER	POWER	3.3V	PPV S0 MXM PWRSRC
PPVOUT	POWER	POWER	3.3V	PPVOUT S0 PCH DCPSSU
PPVOUT	POWER	POWER	3.3V	PPVOUT S5 PCH DCPSSU
PPVOUT	POWER	POWER	3.3V	PPVOUT S5 PCH DCPSSUBYP
PPVOUT	POWER	POWER	3.3V	PPVOUT G3 PCH DCPRTG
PPVOUT	POWER	POWER	3.3V	PPVOUT S0 PCH VCCRTRC NCTP
PPVBATT	POWER	POWER	3.3V	PPVBATT G3 RTC
PPVBATT	POWER	POWER	3.3V	PPVBATT G3 RTC R
PP3V3	POWER	POWER	3.3V	PP3V3 AUDIO SPDIF JACK
PP3V3	POWER	POWER	3.3V	PP3V3 FW AVDD
PP3V3	POWER	POWER	3.3V	PP3V3 FW ESD
PP3V3	POWER	POWER	3.3V	PP3V3 FW PLLVDD
PP3V3	POWER	POWER	3.3V	PP3V3 FW VDDA
PP3V3	POWER	POWER	3.3V	PP3V3 G3 RTC
PP	POWER	POWER	3.3V	PP ENET CTRL12
PP3V3	POWER	POWER	3.4V	PP3V3 G3H SMC AVCC
PP3V3	POWER	POWER	3.3V	PP3V3 G3H AVREF SMC
PP3V42	POWER	POWER	3.42V	PP3V42 G3H
PP4V5	POWER	POWER	4.5V	4V5 REG IN
PP4V5	POWER	POWER	4.5V	PP4V5 AUDIO ANALOG
PP5V	POWER	POWER	5V	PP5V S0
PP5V	POWER	POWER	5V	PP5V S0 CPU VCORE VCC
PP5V	POWER	POWER	5V	PP5V S0 PCH V5REF
PP5V	POWER	POWER	5V	PP5V S3
PP5V	POWER	POWER	5V	PP5V S3 DDR REG V5FLT
PP5V	POWER	POWER	5V	PP5V S3 CAMERA FLT
PP5V	POWER	POWER	5V	PP5V S3 IR FLT
PP5V	POWER	POWER	5V	PP5V S5
PP5V	POWER	POWER	5V	PP5V S5 PCH V5REFSUS
PP5V	POWER	POWER	5V	PP5V USB2 PORT0
PP5V	POWER	POWER	5V	PP5V USB2 PORT0 F
PP5V	POWER	POWER	5V	PP5V USB2 PORT1
PP5V	POWER	POWER	5V	PP5V USB2 PORT1 F
PP5V	POWER	POWER	5V	PP5V USB2 PORT2
PP5V	POWER	POWER	5V	PP5V USB2 PORT2 F
PP5V	POWER	POWER	5V	PP5V USB2 PORT3
PP5V	POWER	POWER	5V	PP5V USB2 PORT3 F
DDR	POWER	POWER		DDR_REG_PGND
DDR	POWER	POWER		DDR_REG_CSNGD

SENSING NET PROPERTIES

NET_TYPE		SPACING
PHYSICAL		
R650	SNS_DIFF	THERMAL
R651	SNS_DIFF	THERMAL
R652	SNS_DIFF	THERMAL
R653	SNS_DIFF	THERMAL
R654	SNS_DIFF	THERMAL
R655	SNS_DIFF	THERMAL
R656	SNS_DIFF	THERMAL
R657	SNS_DIFF	THERMAL
R658	SNS_DIFF	THERMAL
R659	SNS_DIFF	THERMAL
R660	SNS_DIFF	THERMAL
R661	SNS_DIFF	THERMAL
R662	SNS_DIFF	THERMAL
R663	SNS_DIFF	THERMAL
R664	SNS_DIFF	THERMAL
R665	SNS_DIFF	THERMAL
R666	SNS_DIFF	THERMAL
R667	SNS_DIFF	THERMAL
R668	SNS_DIFF	THERMAL
R669	SNS_DIFF	THERMAL
R670	SNS_DIFF	THERMAL
R671	SNS_DIFF	THERMAL
R672	SNS_DIFF	THERMAL
R673	SNS_DIFF	THERMAL
R674	SNS_DIFF	THERMAL
R675	SNS_DIFF	THERMAL
R676	SNS_DIFF	THERMAL
R677	SNS_DIFF	THERMAL
R678	SNS_DIFF	THERMAL
R679	SNS_DIFF	THERMAL
R680	SNS_DIFF	THERMAL
R681	SNS_DIFF	THERMAL
R682	SNS_DIFF	THERMAL
R683	SNS_DIFF	THERMAL
R684	SNS_DIFF	THERMAL
R685	SNS_DIFF	THERMAL
R686	SNS_DIFF	THERMAL
R687	SNS_DIFF	THERMAL
R688	SNS_DIFF	THERMAL
R689	SNS_DIFF	THERMAL
R690	SNS_DIFF	THERMAL
R691	SNS_DIFF	THERMAL
R692	SNS_DIFF	THERMAL
R693	SNS_DIFF	THERMAL
R694	SNS_DIFF	THERMAL
R695	SNS_DIFF	THERMAL
R696	SNS_DIFF	THERMAL
R697	SNS_DIFF	THERMAL
R698	SNS_DIFF	THERMAL
R699	SNS_DIFF	THERMAL
R700	SNS_DIFF	THERMAL
R701	SNS_DIFF	THERMAL
R702	SNS_DIFF	THERMAL
R703	SNS_DIFF	THERMAL
R704	SNS_DIFF	THERMAL
R705	SNS_DIFF	THERMAL
R706	SNS_DIFF	THERMAL
R707	SNS_DIFF	THERMAL
R708	SNS_DIFF	THERMAL
R709	SNS_DIFF	THERMAL
R710	SNS_DIFF	THERMAL
R711	SNS_DIFF	THERMAL
R712	SNS_DIFF	THERMAL
R713	SNS_DIFF	THERMAL
R714	SNS_DIFF	THERMAL
R715	SNS_DIFF	THERMAL
R716	SNS_DIFF	THERMAL
R717	SNS_DIFF	THERMAL
R718	SNS_DIFF	THERMAL
R719	SNS_DIFF	THERMAL
R720	SNS_DIFF	THERMAL
R721	SNS_DIFF	THERMAL
R722	SNS_DIFF	THERMAL
R723	SNS_DIFF	THERMAL
R724	SNS_DIFF	THERMAL
R725	SNS_DIFF	THERMAL
R726	SNS_DIFF	THERMAL
R727	SNS_DIFF	THERMAL
R728	SNS_DIFF	THERMAL
R729	SNS_DIFF	THERMAL
R730	SNS_DIFF	THERMAL
R731	SNS_DIFF	THERMAL
R732	SNS_DIFF	THERMAL
R733	SNS_DIFF	THERMAL
R734	SNS_DIFF	THERMAL
R735	SNS_DIFF	THERMAL
R736	SNS_DIFF	THERMAL
R737	SNS_DIFF	THERMAL
R738	SNS_DIFF	THERMAL
R739	SNS_DIFF	THERMAL
R740	SNS_DIFF	THERMAL
R741	SNS_DIFF	THERMAL
R742	SNS_DIFF	THERMAL
R743	SNS_DIFF	THERMAL
R744	SNS_DIFF	THERMAL
R745	SNS_DIFF	THERMAL
R746	SNS_DIFF	THERMAL
R747	SNS_DIFF	THERMAL
R748	SNS_DIFF	THERMAL
R749	SNS_DIFF	THERMAL
R750	SNS_DIFF	THERMAL
R751	SNS_DIFF	THERMAL
R752	SNS_DIFF	THERMAL
R753	SNS_DIFF	THERMAL
R754	SNS_DIFF	THERMAL
R755	SNS_DIFF	THERMAL
R756	SNS_DIFF	THERMAL
R757	SNS_DIFF	THERMAL
R758	SNS_DIFF	THERMAL
R759	SNS_DIFF	THERMAL
R760	SNS_DIFF	THERMAL
R761	SNS_DIFF	THERMAL

VR CTRL NET PROPERTIES

		NET_TYPE	
PHYSICAL		SPACING	
VR_CTL_PHY	VR_CTL	VR_CPU_P11_SNUB	66
VR_CTL_PHY	VR_CTL	VR_CPU_P12_SNUB	66
VR_CTL_PHY	VR_CTL	VR_CPU_P13_SNUB	66
VR_CTL_PHY	VR_CTL	VR_CPU_P11	66
VR_CTL_PHY	VR_CTL	VR_CPU_P12	66
VR_CTL_PHY	VR_CTL	VR_CPU_P12_R	66
VR_CTL_PHY	VR_CTL	VR_CPU_P13	66
VR_CTL_PHY	VR_CTL	VR_CPU_P13_R	66
VR_CTL_PHY	VR_CTL	VR_CPU_P14_R	66
VR_CTL_PHY	VR_CTL	VR_CPU_REF	66
VR_CTL_PHY	VR_CTL	VR_CPU_SS	66
VR_CTL_PHY	VR_CTL	VR_CPU_TCOMP	66
VR_CTL_PHY	VR_CTL	VR_CPU_TM	66
VR_CTL_PHY	VR_CTL	VR_CPU_BOOT1_RC	66
VR_CTL_PHY	VR_CTL	VR_CPU_BOOT2_RC	66
VR_CTL_PHY	VR_CTL	VR_CPU_BOOT3_RC	66
VR_CTL_PHY	VR_CTL	VR_CPU_COMP	66
VR_CTL_PHY	VR_CTL	VR_CPU_COMP_R	66
VR_CTL_PHY	VR_CTL	VR_CPU_COMP_RC	66
VR_CTL_PHY	VR_CTL	VR_CPU_DAC	66
VR_CTL_PHY	VR_CTL	VR_CPU_DRV1_BOOT	66
VR_CTL_PHY	VR_CTL	VR_CPU_DRV1_GDSEL	66
VR_CTL_PHY	SWITCHNODE	VR_CPU_DRV1_LGATE	66
VR_CTL_PHY	SWITCHNODE	VR_CPU_DRV1_UGATE	66
VR_CTL_PHY	VR_CTL	VR_CPU_DRV2_BOOT	66
VR_CTL_PHY	VR_CTL	VR_CPU_DRV2_GDSEL	66
VR_CTL_PHY	SWITCHNODE	VR_CPU_DRV2_LGATE	66
VR_CTL_PHY	SWITCHNODE	VR_CPU_DRV2_UGATE	66
VR_CTL_PHY	VR_CTL	VR_CPU_DRV3_BOOT	66
VR_CTL_PHY	VR_CTL	VR_CPU_DRV3_GDSEL	66
VR_CTL_PHY	SWITCHNODE	VR_CPU_DRV3_LGATE	66
VR_CTL_PHY	SWITCHNODE	VR_CPU_DRV3_UGATE	66
VR_CTL_PHY	VR_CTL	VR_CPU_FAN	66
VR_CTL_PHY	VR_CTL	VR_CPU_FB_R	66
VR_CTL_PHY	VR_CTL	VR_CPU_FS	66
VR_CTL_PHY	VR_CTL	VR_CPU_IMON	66
VR_CTL_PHY	VR_CTL	VR_CPU_IOUT_PD	66
VR_CTL_PHY	SWITCHNODE	PCHCORE_REG_UGATE	66
VR_CTL_PHY	SWITCHNODE	PCHCORE_REG_LGATE	66
VR_CTL_PHY	VR_CTL	PCHCORE_REG_VFB	66
VR_CTL_PHY	VR_CTL	PCHCORE_REG_TON	66
VR_CTL_PHY	VR_CTL	PCHCORE_REG_TRIP	66
VR_CTL_PHY	VR_CTL	PCHCORE_REG_BOOT_R	66
VR_CTL_PHY	VR_CTL	VTT_REG_BOOT	89
VR_CTL_PHY	VR_CTL	VTT_REG_COMP	89
VR_CTL_PHY	VR_CTL	VTT_REG_FS	89
VR_CTL_PHY	VR_CTL	VTT_REG_COMP	89
VR_CTL_PHY	VR_CTL	VTT_REG_REF	89
VR_CTL_PHY	SWITCHNODE	VTT_REG_LGATE	89
VR_CTL_PHY	VR_CTL	VTT_REG_OCSSET	89
VR_CTL_PHY	VR_CTL	VTT_OFS	89
VR_CTL_PHY	VR_CTL	VTT_REG_REF	89
VR_CTL_PHY	VR_CTL	VTT_REG_UGATE	89
VR_CTL_PHY	VR_CTL	VTT_REG_P11_SNUB	89
VR_CTL_PHY	VR_CTL	P3V42G3H_BOOST	72
VR_CTL_PHY	VR_CTL	P3V42G3H_FB	72

VR CTRL NET PROPERTIES


NET_TYPE			
PHYSICAL		SPACING	
REG	VR_CTL_PHY	VR_CTL	DDR REG CS
REG	VR_CTL_PHY	VR_CTL	DDR REG FB
REG	VR_CTL_PHY	SWITCHNODE	DDR REG LGATE
REG	VR_CTL_PHY	SWITCHNODE	DDR REG UGATE
REG	VR_CTL_PHY	VR_CTL	DDR REG BOOT
REG	VR_CTL_PHY	VR_CTL	DDR REG BOOT_B
REG	VR_CTL_PHY	VR_CTL	DDR REG VDDQSNS
REG	VR_CTL_PHY	VR_CTL	DDR REG VTTSNS
REG	VR_CTL_PHY	VR_CTL	P1V8 REG POR
REG	VR_CTL_PHY	VR_CTL	P3V35S REG BOOT
REG	VR_CTL_PHY	VR_CTL	P3V35S REG BOOT_R
REG	VR_CTL_PHY	VR_CTL	P3V35S REG FB
REG	VR_CTL_PHY	VR_CTL	P3V35S REG ISEN
REG	VR_CTL_PHY	SWITCHNODE	P3V35S REG LGATE
REG	VR_CTL_PHY	VR_CTL	P3V35S REG OCSSET
REG	VR_CTL_PHY	SWITCHNODE	P3V35S REG UGATE
REG	VR_CTL_PHY	VR_CTL	P3V35S REG SNIB
REG	VR_CTL_PHY	VR_CTL	P5V53 REG BOOT
REG	VR_CTL_PHY	VR_CTL	P5V53 REG FB
REG	VR_CTL_PHY	VR_CTL	P5V53 REG ISEN
REG	VR_CTL_PHY	SWITCHNODE	P5V53 REG LGATE
REG	VR_CTL_PHY	VR_CTL	P5V53 REG OCSSET
REG	VR_CTL_PHY	SWITCHNODE	P5V53 REG UGATE

VR VID NET PROPERTIES

NET_TYPE		PULL-UP STUB	
		PULL-UP STUB < 1-INCH	
		VID LENGTH SKRW < 1-INCH	
		VID LENGTH RANGE: 1 TO 15-INCH	
PHYSICAL	SPACING		
VID_PHY	VR_CTL	CPU VID<0>	12 15 65
VID_PHY	VR_CTL	CPU VID<1>	12 15 65
VID_PHY	VR_CTL	CPU VID<2>	12 15 65
VID_PHY	VR_CTL	CPU VID<3>	12 15 65
VID_PHY	VR_CTL	CPU VID<4>	12 15 65
VID_PHY	VR_CTL	CPU VID<5>	12 15 65
VID_PHY	VR_CTL	CPU VID<6>	12 15 65
VID_PHY	VR_CTL	CPU VID<7>	12 15 65
VID_PHY	VR_CTL	CPU PSI L	12 65

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
VID_PHY	*	39_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
VR_CTL	*	0.2MM	?

SYNC MASTER-K74 MASTER		SYNC DATE-N/A	
PAGE TITLE			
POWER CONSTRAINTS			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-8337		D
	REVISION		
	A.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		107 OF 110	
		SHEET	
		89 OF 92	

8								7								6								5								4								3								2								1																							
D																																																								D																							
C																																																																C															
B																																																																								B							
A																																																																								A							
8								7								6								5								4								3								2								1																							

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

051-8337

A.0.0

108 OF 110

90 OF 92

BLANK PAGE

051-8337

A.0.0

108 OF 110

90 OF 92


SYNC MASTER=K74_MASTER

SYNC DATE=N/A

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

SYNC MASTER=K74 MASTER		SYNC DATE=N/A			
PAGE TITLE					
BLANK PAGE					
 Apple Inc.		DRAWING NUMBER	051-8337		
		REVISION	A.0.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH			
		PAGE	108 OF 110		
		SHEET	90 OF 92		

PM NET PROPERTIES
(PM, RESET, EN, PGOOD)

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PM	*	*	2:1_SPACING
PM_VTT	PM_VTT	*	2:1_SPACING
PM_VTT	*	*	3:1_SPACING
PM_VTT	GND	*	DEFAULT
PM	GND	*	DEFAULT

NET_TYPE			
PHYSICAL	SPACING		
PM	PM	PLT RESET L	19 27
PM	PM_VTT	PLT RESET LS1V1 L	10
PM	PM	PM ACDC PS ON	5
PM	PM	PM BATLOW L	14 18 46
PM	PM	PM CLK32K SUSCLK	8 46 85
PM	PM	PM CLK32K SUSCLK R	8 18 85
PM	PM	PM CLKRUN L	14 18 46 48
PM	PM	PM EXT TS L<0>	
PM	PM	PM EXT TS L<1>	
PM	PM	PM LAN PWRGD	14 18
PM_VTT	PM_VTT	FSB CPURSTOUT L	10 24
PM_VTT	PM_VTT	PM MEM PWRGD	10 18
PM	PM	PM ME PWRGD	18 64
PM	PM	PM MXM PGOOD	64 75
PM	PM	PM PCH PWRGD	18 64
PM	PM	PM PGOOD DDRREG S3	63 71
PM	PM	PM PGOOD PVCORE CPU	25 64 65
PM	PM	PM PWRBTN L	18 24 46
PM	PM	PM RSMRST L	46 63
PM	PM	PM RSMRST PCH L	18 63
PM	PM	PM SLP M L	18 63
PM	PM	PM SLP S3 L	5 18 26 36 46 47 63 64 81
PM	PM	PM SLP S4 1 L	18 63
PM	PM	PM SLP S4 L	18 47
PM	PM	PM SLP S5 L	18 47
PM_VTT	PM_VTT	PM SUS PWR ACK	18
PM_VTT	PM_VTT	PM SYNC	10 18
PM	PM	SDCARD PLT RST L	27 44
PM	PM	PM SYSRST L	18 27 46
PM	PM	PM SYS PWRGD	18 64
PM_VTT	PM_VTT	PM THRMTRIP L	10 20 47
PM	PM	RSMRST PWRGD	46 64
PM	PM	RTC RESET L	17 91
PM_VTT	PM_VTT	CPU PWRGD	10 20 24
PM	PM	CPU RESET L	10 27
PM	PM	PGOOD 1V8 S0 G1	64
PM	PM	PGOOD 1V8 S0 G2	64
PM	PM	PGOOD CPU GFX DDR	64
PM	PM	PGOOD P1V5 S0	10 73
PM	PM	PGOOD P1V8 S0	64
PM	PM	PGOOD P3V3 S0	64 73
PM	PM	PGOOD P3V3 S3	34 73
PM	PM	PGOOD P5V S0	63 73
PM	PM	PGOOD PCH AND P1V8	64
PM	PM	PGOOD PCH S0	64
PM	PM	PGOOD SYSPWROK	64
PM	PM	PGOOD SYSPWROK R	64
PM	PM	RTC RESET L	17 91
PM	PM	P12V S3 EN	
PM	PM	P1V5 S0 EN	63 73
PM	PM	P3V3S0 EN	63 73
PM	PM	P3V3S3 EN	63 73
PM	PM	P5VS0 EN	63 73
PM	PM	P5VS3 EN	63 70
PM	PM	PCHCORE REG EN	63 69
PM	PM	PCHCORE REG PGOOD	63 64 69
PM	PM	PEG RESET L	8 27
PM	PM	SDCARD RESET	20 44 92

NET_TYPE			
PHYSICAL	SPACING		
PM	PM	4V5 REG EN	56
PM	PM	ALL SYS PWRGD R	5 64
PM	PM	ALL SYS PWRGD SMC	46 64
PM	PM	CK505 27MHZ EN	25
PM	PM	CPUVTT REG EN	63 68
PM_VTT	PM_VTT	CPUVTT REG PGOOD	10 63 64 68
PM	PM	CPU MEM RESET L	10 26
PM	PM	DDRVTT EN	63 71
PM	PM	DEBUG RESET L	27 48
PM	PM	FWPHY RESET L	39
PM	PM	FWXIO SNOOP EN	39
PM	PM	FW RESET L	27 39
PM	PM	ENET RESET L	27 37
PM	PM	MEM RESET L	26 30 31
PM	PM	MINI RESET L	27 33
PM	PM	SMC DELAYED PWRGD	47 64
PM	PM	SMC LRESET L	27 46
PM	PM	SMC RESET L	46 47 48
PM_VTT	PM_VTT	XDP CPUPWRGD	10 24
PM_VTT	PM_VTT	XDP DBRESET L	10 24 27
PM_VTT	PM_VTT	XDP PWRGD	24

