

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

SCHEMATIC , MLB , PROTON-2

09/19/08

Page

Contents

Sync

1

Table of Contents

K20_MLB 04/01/2008

2

System Block Diagram

M98_MLB 04/01/2008

3

Power Block Diagram

RXU_K20 07/24/2008

4

Power Block Diagram

M98_MLB 04/01/2008

5

BOM Configuration

K20_MLB 04/01/2008

6

JTAG Scan Chain

BEN_K20 07/11/2008

7

Functional / ICT Test

M98_MLB 05/01/2008

8

Power Aliases

RXU_K20 05/07/2008

9

Signal Aliases

M98_MLB 05/01/2008

10

CPU FSB

M98_MLB 04/01/2008

11

CPU Power & Ground

M98_MLB 04/01/2008

12

CPU Decoupling & VID

M98_MLB 04/01/2008

13

eXtended Debug Port(MiniXDP)

M98_MLB 04/01/2008

14

MCP CPU Interface

T18_MLB 06/06/2008

15

MCP Memory Interface

T18_MLB 06/06/2008

16

MCP Memory Misc

T18_MLB 06/06/2008

17

MCP PCIe Interfaces

T18_MLB 06/06/2008

18

MCP Ethernet & Graphics

T18_MLB 06/06/2008

19

MCP PCI & LPC

T18_MLB 06/06/2008

20

MCP SATA & USB

T18_MLB 06/06/2008

21

MCP HDA & MISC

T18_MLB 06/06/2008

22

MCP Power & Ground

T18_MLB 06/06/2008

23

MCP Standard Decoupling

M98_MLB 04/01/2008

24

MCP Graphics Support

M98_MLB 04/01/2008

25

SB Misc

M98_MLB 05/01/2008

26

FSB/DDR3/FRAMBUF Vref Margining

M98_MLB 04/01/2008

27

DDR3 SO-DIMM Connector A

BEN_K20 06/10/2008

28

DDR3 SO-DIMM Connector B

BEN_K20 07/14/2008

29

DDR3 Support

M98_MLB 04/01/2008

30

Right Clutch Connector

M98_MLB 05/01/2008

31

ExpressCard Connector

YLEE_K20 08/22/2008

32

Ethernet PHY (RTL8211CL)

SUMA_K20 07/22/2008

33

Ethernet & AirPort Support

SUMA_K20 07/15/2008

34

Ethernet Connector

SUMA_K20 07/15/2008

35

FireWire LLC/PHY (FW643)

M98_MLB 04/01/2008

36

FireWire Port Power

YMU_K20 05/28/2008

37

FireWire Ports

M98_MLB 07/14/2008

38

SATA Connectors

M98_MLB 05/01/2008

39

External USB Connectors

M98_MLB 07/14/2008

40

Front Flex Support

CHANG_K20 07/18/2008

41

SMC

T18_MLB 06/06/2008

42

SMC Support

M98_MLB 05/01/2008

43

LPC+SPI Debug Connector

CHANG_K20 05/28/2008

44

K20 SMBUS CONNECTIONS

BEN_K20 07/22/2008

45

Current & Voltage Sensing

YMU_K20 08/20/2008

Page

Contents

Sync

46

Current Sensing

YMU_K20 08/12/2008

47

Thermal Sensors

YMU_K20 05/28/2008

48

Fan Connectors

M98_MLB 04/01/2008

49

WELLSPRING 1

YMA_K20 05/19/2008

50

WELLSPRING 2

YMA_K20 05/19/2008

51

Sudden Motion Sensor (SMS)

YMU_K20 06/17/2008

52

SPI ROM

M98_MLB 05/01/2008

53

AUDIO:CODEC

AUDIO_K20 08/20/2008

54

AUDIO: LINE IN

AUDIO_K20 08/20/2008

55

AUDIO: HEADPHONE AMP

AUDIO_K20 08/20/2008

56

AUDIO:SPEAKER AMP

AUDIO_K20 08/20/2008

57

AUDIO: JACKS

AUDIO_K20 08/20/2008

58

AUDIO: JACK TRANSLATORS

AUDIO_K20 08/20/2008

59

DC-In & Battery Connectors

RXU_K20 05/21/2008

60

PBus Supply & Battery Charger

RXU_K20 05/21/2008

61

IMVP6 CPU VCore Regulator

RXU_K20 05/21/2008

62

5V / 3.3V Power Supply

RXU_K20 05/21/2008

63

1.5V DDR3 Supply

RXU_K20 05/21/2008

64

5V_S0 / MCP CORE REGULATOR

RXU_K20 05/21/2008

65

CPU VTT Power Supply

RXU_K20 05/21/2008

66

Misc Power Supplies

RXU_K20 05/21/2008

67

Power Control

YMA_K20 09/09/2008

68

Power FETs

YMA_K20 05/19/2008

69

NV G96 PCI-E

M98_MLB 04/01/2008

70

NV G96 CORE/FB POWER

M98_MLB 04/01/2008

71

NV G96 FRAME BUFFER I/F

M98_MLB 04/01/2008

72

GDDR3 Frame Buffer A (Bottom)

M98_MLB 04/01/2008

73

GDDR3 Frame Buffer B (Bottom)

M98_MLB 04/01/2008

74

NV G96 GPIO/MIO/MISC

M98_MLB 04/01/2008

75

G96 GPIOs & Straps

M98_MLB 05/12/2008

76

NV G96 Video Interfaces

M98_MLB 11/01/2007

77

GPU (G96) CORE SUPPLY

RXU_K20 05/21/2008

78

LVDS Display Connector

M98_MLB 07/14/2008

79

GDDR3 Frame Buffer A (Top)

M98_MLB 04/04/2008

80

GDDR3 Frame Buffer B (Top)

M98_MLB 11/01/2007

81

Muxed Graphics Support

M98_MLB 05/01/2008

82

DisplayPort Connector

M98_MLB 05/01/2008

83

1.1V / 1V8 FB Power Supply

RXU_K20 05/21/2008

84

Graphics MUX (GMUX)

T18_MXMXMIX NA 02/13/2008

85

LCD BACKLIGHT DRIVER

MASTER 07/18/2008

86

LCD Backlight Support

YLEE_K20 07/18/2008

87

Misc Power Supplies

RXU_K20 05/07/2008

88

CPU/FSB Constraints

M98_MLB 04/01/2008

89

Memory Constraints

M98_MLB 04/01/2008

90

MCP Constraints 1

M98_MLB 04/01/2008

Page

Contents

Sync

91

MCP Constraints 2

M98_MLB 04/01/2008

92

Ethernet Constraints

M98_MLB 04/01/2008

93

FireWire Constraints

M98_MLB 04/01/2008

94

SMC Constraints

M98_MLB 04/01/2008

95

GPU (G96) Constraints

M98_MLB 05/01/2008

96

Project Specific Constraints

M98_MLB 04/01/2008

97

PCB Rule Definitions

M98_MLB 04/01/2008

98

PROJECT SPECIFIC CONNS

N/A N/A

REV

ZONE

ECN

DESCRIPTION OF CHANGE

CK APPD

ENG APPD

DATE

DATE

01

631374

ENGINEERING RELEASED

09/19/08

?

SCHEMATIC , MLB , PROTON-2

09/19/08

Page

Contents

Sync

1

Table of Contents

K20_MLB 04/01/2008

2

System Block Diagram

M98_MLB 04/01/2008

3

Power Block Diagram

RXU_K20 07/24/2008

4

Power Block Diagram

M98_MLB 04/01/2008

5

BOM Configuration

K20_MLB 04/01/2008

6

JTAG Scan Chain

BEN_K20 07/11/2008

7

Functional / ICT Test

M98_MLB 05/01/2008

8

Power Aliases

RXU_K20 05/07/2008

9

Signal Aliases

M98_MLB 05/01/2008

10

CPU FSB

M98_MLB 04/01/2008

11

CPU Power & Ground

M98_MLB 04/01/2008

12

CPU Decoupling & VID

M98_MLB 04/01/2008

13

eXtended Debug Port(MiniXDP)

M98_MLB 04/01/2008

14

MCP CPU Interface

T18_MLB 06/06/2008

15

MCP Memory Interface

T18_MLB 06/06/2008

16

MCP Memory Misc

T18_MLB 06/06/2008

17

MCP PCIe Interfaces

T18_MLB 06/06/2008

18

MCP Ethernet & Graphics

T18_MLB 06/06/2008

19

MCP PCI & LPC

T18_MLB 06/06/2008

20

MCP SATA & USB

T18_MLB 06/06/2008

21

MCP HDA & MISC

T18_MLB 06/06/2008

22

MCP Power & Ground

T18_MLB 06/06/2008

23

MCP Standard Decoupling

M98_MLB 04/01/2008

24

MCP Graphics Support

M98_MLB 04/01/2008

25

SB Misc

M98_MLB 05/01/2008

26

FSB/DDR3/FRAMBUF Vref Margining

M98_MLB 04/01/2008

27

DDR3 SO-DIMM Connector A

BEN_K20 06/10/2008

28

DDR3 SO-DIMM Connector B

BEN_K20 07/14/2008

29

DDR3 Support

M98_MLB 04/01/2008

30

Right Clutch Connector

M98_MLB 05/01/2008

31

ExpressCard Connector

YLEE_K20 08/22/2008

32

Ethernet PHY (RTL8211CL)

SUMA_K20 07/22/2008

33

Ethernet & AirPort Support

SUMA_K20 07/15/2008

34

Ethernet Connector

SUMA_K20 07/15/2008

35

FireWire LLC/PHY (FW643)

M98_MLB 04/01/2008

36

FireWire Port Power

YMU_K20 05/28/2008

37

FireWire Ports

M98_MLB 07/14/2008

38

SATA Connectors

M98_MLB 05/01/2008

39

External USB Connectors

M98_MLB 07/14/2008

40

Front Flex Support

CHANG_K20 07/18/2008

41

SMC

T18_MLB 06/06/2008

42

SMC Support

M98_MLB 05/01/2008

43

LPC+SPI Debug Connector

CHANG_K20 05/28/2008

44

K20 SMBUS CONNECTIONS

BEN_K20 07/22/2008

45

Current & Voltage Sensing

YMU_K20 08/20/2008

Page

Contents

Sync

46

Current Sensing

YMU_K20 08/12/2008

47

Thermal Sensors

YMU_K20 05/28/2008

48

Fan Connectors

M98_MLB 04/01/2008

49

WELLSPRING 1

YMA_K20 05/19/2008

50

WELLSPRING 2

YMA_K20 05/19/2008

51

Sudden Motion Sensor (SMS)

YMU_K20 06/17/2008

52

SPI ROM

M98_MLB 05/01/2008

53

AUDIO:CODEC

AUDIO_K20 08/20/2008

54

AUDIO: LINE IN

AUDIO_K20 08/20/2008

55

AUDIO: HEADPHONE AMP

AUDIO_K20 08/20/2008

56

AUDIO:SPEAKER AMP

AUDIO_K20 08/20/2008

57

AUDIO: JACKS

AUDIO_K20 08/20/2008

58

AUDIO: JACK TRANSLATORS

AUDIO_K20 08/20/2008

59

DC-In & Battery Connectors

RXU_K20 05/21/2008

60

PBus Supply & Battery Charger

RXU_K20 05/21/2008

61

IMVP6 CPU VCore Regulator

RXU_K20 05/21/2008

62

5V / 3.3V Power Supply

RXU_K20 05/21/2008

63

1.5V DDR3 Supply

RXU_K20 05/21/2008

64

5V_S0 / MCP CORE REGULATOR

RXU_K20 05/21/2008

65

CPU VTT Power Supply

RXU_K20 05/21/2008

66

Misc Power Supplies

RXU_K20 05/21/2008

67

Power Control

YMA_K20 09/09/2008

68

Power FETs

YMA_K20 05/19/2008

69

NV G96 PCI-E

M98_MLB 04/01/2008

70

NV G96 CORE/FB POWER

M98_MLB 04/01/2008

71

NV G96 FRAME BUFFER I/F

M98_MLB 04/01/2008

72

GDDR3 Frame Buffer A (Bottom)

M98_MLB 04/01/2008

73

GDDR3 Frame Buffer B (Bottom)

M98_MLB 04/01/2008

74

NV G96 GPIO/MIO/MISC

M98_MLB 04/01/2008

75

G96 GPIOs & Straps

M98_MLB 05/12/2008

76

NV G96 Video Interfaces

M98_MLB 11/01/2007

77

GPU (G96) CORE SUPPLY

RXU_K20 05/21/2008

78

LVDS Display Connector

M98_MLB 07/14/2008

79

GDDR3 Frame Buffer A (Top)

M98_MLB 04/04/2008

80

GDDR3 Frame Buffer B (Top)

M98_MLB 11/01/2007

81

Muxed Graphics Support

M98_MLB 05/01/2008

82

DisplayPort Connector

M98_MLB 05/01/2008

83

1.1V / 1V8 FB Power Supply

RXU_K20 05/21/2008

84

Graphics MUX (GMUX)

T18_MXMXMIX NA 02/13/2008

85

LCD BACKLIGHT DRIVER

MASTER 07/18/2008

86

LCD Backlight Support

YLEE_K20 07/18/2008

87

Misc Power Supplies

RXU_K20 05/07/2008

88

CPU/FSB Constraints

M98_MLB 04/01/2008

89

Memory Constraints

M98_MLB 04/01/2008

90

MCP Constraints 1

M98_MLB 04/01/2008

Page

Contents

Sync

91

MCP Constraints 2

M98_MLB 04/01/2008

92

Ethernet Constraints

M98_MLB 04/01/2008

93

FireWire Constraints

M98_MLB 04/01/2008

94

SMC Constraints

M98_MLB 04/01/2008

95

GPU (G96) Constraints

M98_MLB 05/01/2008

96

Project Specific Constraints

M98_MLB 04/01/2008

97

PCB Rule Definitions

M98_MLB 04/01/2008

98

PROJECT SPECIFIC CONNS

N/A N/A

REV

ZONE

ECN

DESCRIPTION OF CHANGE

CK APPD

ENG APPD

DATE

DATE

01

631374

ENGINEERING RELEASED

09/19/08

?

SCHEMATIC , MLB , PROTON-2

09/19/08

Page

Contents

Sync

1

Table of Contents

K20_MLB 04/01/2008

2

System Block Diagram

M98_MLB 04/01/2008

3

Power Block Diagram

RXU_K20 07/24/2008

4

Power Block Diagram

M98_MLB 04/01/2008

5

BOM Configuration

K20_MLB 04/01/2008

6

JTAG Scan Chain

BEN_K20 07/11/2008

7

Functional / ICT Test

M98_MLB 05/01/2008

8

Power Aliases

RXU_K20 05/07/2008

9

Signal Aliases

M98_MLB 05/01/2008

10

CPU FSB

M98_MLB 04/01/2008

11

CPU Power & Ground

M98_MLB 04/01/2008

12

CPU Decoupling & VID

M98_MLB 04/01/2008

13

eXtended Debug Port(MiniXDP)

M98_MLB 04/01/2008

14

MCP CPU Interface

T18_MLB 06/06/2008

15

MCP Memory Interface

T18_MLB 06/06/2008

16

MCP Memory Misc

T18_MLB 06/06/2008

17

MCP PCIe Interfaces

T18_MLB 06/06/2008

18

MCP Ethernet & Graphics

T18_MLB 06/06/2008

19

MCP PCI & LPC

T18_MLB 06/06/2008

20

MCP SATA & USB

T18_MLB 06/06/2008

21

MCP HDA & MISC

T18_MLB 06/06/2008

22

MCP Power & Ground

T18_MLB 06/06/2008

23

MCP Standard Decoupling

M98_MLB 04/01/2008

24

MCP Graphics Support

M98_MLB 04/01/2008

25

SB Misc

M98_MLB 05/01/2008

26

FSB/DDR3/FRAMBUF Vref Margining

M98_MLB 04/01/2008

27

DDR3 SO-DIMM Connector A

BEN_K20 06/10/2008

28

DDR3 SO-DIMM Connector B

BEN_K20 07/14/2008

29

DDR3 Support

M98_MLB 04/01/2008

30

Right Clutch Connector

M98_MLB 05/01/2008

31

ExpressCard Connector

YLEE_K20 08/22/2008

32

Ethernet PHY (RTL8211CL)

SUMA_K20 07/22/2008

33

Ethernet & AirPort Support

SUMA_K20 07/15/2008

34

Ethernet Connector

SUMA_K20 07/15/2008

35

FireWire LLC/PHY (FW643)

M98_MLB 04/01/2008

36

FireWire Port Power

YMU_K20 05/28/2008

37

FireWire Ports

M98_MLB 07/14/2008

38

SATA Connectors

M98_MLB 05/01/2008

39

External USB Connectors

M98_MLB 07/14/2008

40

Front Flex Support

CHANG_K20 07/18/2008

41

SMC

T18_MLB 06/06/2008

42

SMC Support

M98_MLB 05/01/2008

43

LPC+SPI Debug Connector

CHANG_K20 05/28/2008

44

K20 SMBUS CONNECTIONS

BEN_K20 07/22/2008

45

Current & Voltage Sensing

YMU_K20 08/20/2008

Page

Contents

Sync

46

Current Sensing

YMU_K20 08/12/2008

47

Thermal Sensors

YMU_K20 05/28/2008

48

Fan Connectors

M98_MLB 04/01/2008

49

WELLSPRING 1

YMA_K20 05/19/2008

50

WELLSPRING 2

YMA_K20 05/19/2008

51

Sudden Motion Sensor (SMS)

YMU_K20 06/17/2008

52

SPI ROM

M98_MLB 05/01/2008

53

AUDIO:CODEC

AUDIO_K20 08/20/2008

54

AUDIO: LINE IN

AUDIO_K20 08/20/2008

55

AUDIO: HEADPHONE AMP

AUDIO_K20 08/20/2008

56

AUDIO:SPEAKER AMP

AUDIO_K20 08/20/2008

57

AUDIO: JACKS

AUDIO_K20 08/20/2008

58

AUDIO: JACK TRANSLATORS

AUDIO_K20 08/20/2008

59

DC-In & Battery Connectors

RXU_K20 05/21/2008

60

PBus Supply & Battery Charger

RXU_K20 05/21/2008

61

IMVP6 CPU VCore Regulator

RXU_K20 05/21/2008

62

5V / 3.3V Power Supply

RXU_K20 05/21/2008

63

1.5V DDR3 Supply

RXU_K20 05/21/2008

64

5V_S0 / MCP CORE REGULATOR

RXU_K20 05/21/2008

65

CPU VTT Power Supply

RXU_K20 05/21/2008

66

Misc Power Supplies

RXU_K20 05/21/2008

67

Power Control

YMA_K20 09/09/2008

68

Power FETs

YMA_K20 05/19/2008

69

NV G96 PCI-E

M98_MLB 04/01/2008

70

NV G96 CORE/FB POWER

M98_MLB 04/01/2008

71

NV G96 FRAME BUFFER I/F

M98_MLB 04/01/2008

72

GDDR3 Frame Buffer A (Bottom)

M98_MLB 04/01/2008

73

GDDR3 Frame Buffer B (Bottom)

M98_MLB 04/01/2008

74

NV G96 GPIO/MIO/MISC

M98_MLB 04/01/2008

75

G96 GPIOs & Straps

M98_MLB 05/12/2008

76

NV G96 Video Interfaces

M98_MLB 11/01/2007

77

GPU (G96) CORE SUPPLY

RXU_K20 05/21/2008

78

LVDS Display Connector

M98_MLB 07/14/2008

79

GDDR3 Frame Buffer A (Top)

M98_MLB 04/04/2008

80

GDDR3 Frame Buffer B (Top)

M98_MLB 11/01/2007

81

Muxed Graphics Support

M98_MLB 05/01/2008

82

DisplayPort Connector

M98_MLB 05/01/2008

83

1.1V / 1V8 FB Power Supply

RXU_K20 05/21/2008

84

Graphics MUX (GMUX)

T18_MXMXMIX NA 02/13/2008

85

LCD BACKLIGHT DRIVER

MASTER 07/18/2008

86


LCD Backlight Support

YLEE_K20 07/18/2008


87


Misc Power Supplies

R





K20 POWER SYSTEM ARCHITECTURE





Power Block Diagram		
SYNC_MASTER=M98_MLB		SYNC_DATE=04/01/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
SIZE	DRAWING NUMBER	REV.
D	051-7867	01
SCALE	SHT	OF
NONE	4	123

 APPLE INC.
--



JTAG Scan Chain

SYNC_MASTER=BEN_K20

SYNC_DATE=07/11/2008


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7867		01
SCALE		SHT	OF	123
NONE		6		







CPU Power & Ground

SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7867	01
	SCALE	SHT	OF
	NONE	11	123





eXtended Debug Port (MiniXDP)

SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7867	REV. 01
	SCALE NONE	SHT 13	OF 123





MCP Memory Misc

SYNC_MASTER=T18_MLB

SYNC_DATE=06/06/2008


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7867	01
SCALE		SHT	OF
NONE		16	123



MCP PCIe Interfaces

SYNC_MASTER=T18_MLB

SYNC_DATE=06/06/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7867	01
SCALE		SHT	OF
NONE		17	123



Network Interface Select	
Interface	ENET_TXD<0>
RGMII	1
MII	0

NOTE: All Apple products set strap to MII, RGMII products will enable feature via software. This avoids a leakage issue since MCP79 requires a S5 pull-up.

RGB DAC Disable: _____
Okay to float all RGB_DAC signals.
DDC_CLK0/DDC_DATA0 pull-ups still required.

TV DAC Disable: _____
Okay to float all TV_DAC signals.
Okay to float XTALIN_TV and XTALOUT_TV.
DDC_CLK0/DDC_DATA0 pull-ups still required.

Interface Mode		
MCP Signal	TMDS/HDMI	DisplayPort
=MCP_HDMI_TXC_P/N	TMDS_IG_TXC_P/N	DP_IG_ML_P/N<3>
=MCP_HDMI_TXD_P/N<0>	TMDS_IG_TXD_P/N<0>	DP_IG_ML_P/N<2>
=MCP_HDMI_TXD_P/N<1>	TMDS_IG_TXD_P/N<1>	DP_IG_ML_P/N<1>
=MCP_HDMI_TXD_P/N<2>	TMDS_IG_TXD_P/N<2>	DP_IG_ML_P/N<0>
=MCP_HDMI_DDC_CLK	TMDS_IG_DDC_CLK	DP_IG_DDC_CLK
=MCP_HDMI_DDC_DATA	TMDS_IG_DDC_DATA	DP_IG_DDC_DATA
=MCP_HDMI_HPD	TMDS_IG_HPD	DP_IG_HPD
DP_IG_AUX_CH_P/N	TP_DP_IG_AUX_CH_P/N	DP_IG_AUX_CH_P/N

NOTE: 1M pull-down required on DP_IG_CA_DET if DP not used.
NOTE: 20K pull-down required on DP_HPD_DET.
NOTE: 1K pull-down required on DP_IG_AUX_CH_N if DP is used.
NOTE: HDMI port requires level-shifting. IFP interface can be used to provide HDMI or dual-channel TMDS without level-shifters.

LVDS: Power +VDD_IFPx at 1.8V
Dual-channel TMDS: Power +VDD_IFPx at 3.3V

GPIOs 57-59 (if LCD panel is used):
In MCP79 these pins have undocumented internal pull-ups (~10K to 3.3V S0). To ensure pins are low by default, pull-downs (1K or stronger) must be used.

=DVI_HPD_GMUX_INT:
Alias to DVI_HPD for systems using IFP for DVI.
Alias to GMUX_INT for systems with GMUX.
Alias to HPLUG_DET2 for other systems.
Pull-down (20k) required in all cases.

MCP Ethernet & Graphics

SYNC_MASTER=T18_MLB SYNC_DATE=06/06/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D DRAWING NUMBER 051-7867 REV. 01

SCALE NONE SHT 18 OF 123



 APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7867		01
	SCALE	SHT	OF	
	NONE	19	123	

D

C

B


A

D

C


B

A





MCP SATA & USB		
SYNC_MASTER=T18_MLB		SYNC_DATE=06/06/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7867	01
SCALE		SHT	OF
NONE		20	123



HDA Output Caps

For EMI Reduction on HDA interface



BIOS Boot Select

I/F	HDA_SDOUT	LPC_FRAME#
LPC	0	0
PCI	0	1
SPI0	1	0
SPI1	1	1

SPI0 = SPI_CS0_L, SPI1 = SPI_CS1_L

R1961 and R2160 selects SPI0 ROM by default, LPC+ debug card pulls LPC_FRAME# high for SPI1 ROM override.

NOTE: MCP79 does not support FWH, only LPC ROMs. So Apple designs will not use LPC for BootROM override.

NOTE: MCP79 rev A01 does not support SPI1 option. Rev B01 will.

BUF_SIO_CLK Frequency

Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0

SPI Frequency Select

Frequency	SPI_DO	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

NOTE: Straps not provided on this page.

MCP HDA & MISC

SYNC_MASTER=T18_MLB

SYNC_DATE=06/06/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE: D


DRAWING NUMBER: 051-7867


REV.: 01

SCALE: NONE

SHT: 21

OF: 123





MCP Graphics Support

SYNC_MASTER=M98_MLB

SYNC_DATE=04/01/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE

D

DRAWING NUMBER

051-7867

REV.

01

SCALE

NONE

SHT

26

OF

123

Page Notes

Power aliases required by this page:

- =PP3V3_S3_VREFMRGN
- =PP3V3_S5_VREFMRGN
- =PPVTT_S3_DDR_BUF

Signal aliases required by this page:

- =I2C_VREFDACB_SCL
- =I2C_VREFDACB_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:

VREFMRGN
NO_VREFMRGN

DAC channel
Min DAC code
Max DAC code
Max sink I
Max source I
Nominal Vref
Min Vref
Max Vref
Vref Stepping
(per DAC LSB)

MEM A VREF DQ
A
0x00
0x87
-3.75 mA
5 mA
0.75 V
0.375 V
1.250 V
6.5 mV

MEM A VREF CA
B
0x00
0x87
-3.75 mA
5 mA
0.75 V
0.375 V
1.250 V
6.5 mV


MEM B VREF DQ
A
0x00
0x87
-3.75 mA
5 mA
0.75 V
0.375 V
1.250 V
6.5 mV

MEM B VREF CA
B
0x00
0x87
-3.75 mA
5 mA
0.75 V
0.375 V
1.250 V
6.5 mV

CPU FSB VREF
C
0x00
0x55
-0.91 mA
0.52 mA
0.70 V
0.091 V
1.044 V
11.2 mV

FRAME BUFFER VREF
D
0x00
0xFF
-59.04 mA
51.15 mA
1.248 V
1.042 V
1.426 V
1.5 mV

SO-DIMM A and SO-DIMM B Vref settings should be margined separately
(i.e. not simultaneously) due to current limitation of TPS51116 regulator.



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LP	R2903	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LP	R2905	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LP	R2909	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LP	R2911	CRITICAL	NO_VREFMRGN

FSB/DDR3/FRAMEBUF Vref Margining

SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7867	01
SCALE	SHT	OF
NONE	29	123



Page Notes

Power aliases required by this page:

- PP1V5_S0 MEM_A
- PP1V5_S3 MEM_A
- PP0V75_S0 MEM_VTT_A
- PPSPD_S0 MEM_A (2.5 - 3.3V)

Signal aliases required by this page:

- I2C_SODIMMA_SCL
- I2C_SODIMMA_SDA


ROM options provided by this page:

(NONE)

"Factory" (top) slot

DDR3 SO-DIMM Connector A		
SYNC_MASTER=MEM_R30	SYNC_DATA=06/10/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7867	01
	SCALE	SHT	OF
	NONE	31	123



Page Notes


Power aliases required by this page:
- ~PP1V5_S0_MEM_B
- ~PP1V5_S3_MEM_B
- ~PP0V75_S0_MEM_VTT_B
- ~PPSPD_S0_MEM_B (2.5 - 3.3V)
Signal aliases required by this page:
- ~I2C_S0DIMM_SCL
- ~I2C_S0DIMM_SDA
ROM options provided by this page:
(None)

DDR3 PLANE STITCHING CAPS (SPACE EVENLY ACROSS PLANE SPLIT)

"Expansion" (bottom) slot


DDR3 SO-DIMM Connector B

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7867	01
SCALE	SHT	OF
NONE	32	123





DDR3 RESET Support

MCP79 cannot control this signal directly since it must be high in sleep and MCP MEM rails are not powered in sleep.



DDR3 Support	
SYNC_MASTER=M98_MLB	SYNC_DATE=04/01/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7867	REV. 01
	SCALE NONE	SHT OF 33 123	



5V S3 WLAN FET	
MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 mOhm @4.5V
LOADING	0.8 A (EDP)

Right Clutch Connector

SYNC_MASTER=M98_MLB

SYNC_DATE=05/01/2008



NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



D

C

B


A

D

C

B

A



Configuration Settings:

PHYAD = 01 (PHY Address 00001)
AN[1:0] = 11 (Full auto-negotiation)
RXDLY = 0 (RXCLK transitions with data)
TXDLY = 0 (No TXCLK Delay)

Ethernet PHY (RTL8211CL)

SYNC_MASTER=SUMA_K20 SYNC_DATE=07/22/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7867	01
SCALE	SHT	OF
NONE	37	123



Page Notes

Power aliases required by this page:


(NONE)

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)



Ethernet Connector

SYNC_MASTER=SUMA_K20

SYNC_DATE=07/15/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE D DRAWING NUMBER 051-7867 REV. 01

SCALE NONE SHT 39 OF 123



FireWire LLC/PHY (FW643)

SYNC_MASTER=M98_MLB

SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Page Notes

Power aliases required by this page:

- =PPBUS_S5_FWPWRSW (system supply for bus power)
- =PP3V3_FW_LATEVG_ACTIVE
- =PPVP_FW_SUMNODE (power passthru summation node)


Signal aliases required by this page:

(NONE)


BOM options provided by this page:

- FW_PORT_FAULT_PU

FireWire Port Power Switch



Late-VG Event Detection



FireWire Port Power

SYNC_MASTER=YWU_K20 SYNC_DATE=05/28/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7867	01
SCALE	SHT	OF
NONE	42	123

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



```
1394b implementation based on Apple
FireWire Design Guide (FWDG 0.6, 5/14/03)
```

- 1-port Portable Power Class (0)
- Port "1" Bilingual (1394B)




Place close to FireWire PHY


TI PHYs require 1uF even though
FW spec calls out 0.33uF




Late-VG Protection Power



FireWire Ports			
SYNC_MASTER=M98_MLB		SYNC_DATE=07/14/2008	
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			
APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7867	01
	SCALE	SHT	OF
	NONE	43	123



[illegible]

CRITICAL

J4500
5550-0168
M-ST-BM-LF

CRITICAL

0.01UF 10% 16V CERM 402

CRITICAL

0.01UF 10% 16V CERM 402

PLACEMENT_NOTE=Place FL4520 close to J4500

SATA_ODD_R2D_UP_P

SATA_ODD_R2D_UP_N



CRITICAL
L4500
FERR-70-OHM-4A

1 2

0.1UF
C4502
20V
CERN
402

PLACEMENT_NOTE=PLACE C4501 CLOSE TO J4501
PLACEMENT_NOTE=PLACE C4502 CLOSE TO J4501


SATA HDD Port

1 2

0603

=PP5V_S0_HDD

FL4502
90-OHM-100MA
CL111




SYNC_MASTER=M98_MLB SYNC_DATE=05/01/2008

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

APPLE INC.

SIZE D	DRAWING NUMBER 051-7867	REV. 01
SCALE NONE	SHT 45	OF 123



Front Flex Support

SYNC_MASTER=CHANG_K20 SYNC_DATE=07/18/2008


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7867	01
SCALE	SHT OF		
NONE	48 123		





D

C

B

A

D

C

B

A

SMC Reset "Button" / Brownout Detect

SMC FSB to 3.3V Level Shifting

SMC AVREF Supply

SMC Crystal Circuit

Debug Power "Button"

System (Sleep) LED Circuit

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
95301361	95301378		ALL	Internal SR40000-33

SMC Support

SYNC_MASTER=M98_MLS

SYNC_DATE=05/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D


DRAWING NUMBER 051-7867

REV. 01

SCALE NONE

SHT 50

OF 123



LPC+SPI Connector

Alternate SPI ROM Support

MUX SEL CONTROLLED BY FRANKCARD SWITCH ONCE CS1 IS SUPPORTED IN MCP

MCP SPI Override Options

MCP79 REV A01 REQUIRES EXTERNAL MUX, REV B01 STILL DOES NOT SUPPORT INTERNAL MUX

MCP79 Internal SPI MUX Support

NOT SUPPORTED IN REV A01 OR B01 MCP79 SILICON

SPI MUX BYPASS

LPC+SPI Debug Connector

SYNC_MASTER=CHANG_K20 SYNC_DATE=05/28/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7867	01
SCALE	SHT	OF
NONE	51	123



K20 SMBUS CONNECTIONS

SYNC_MASTER=BEN_K20

SYNC_DATE=07/22/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7867	01
SCALE		SHT	OF
NONE		52	123



Current & Voltage Sensing

SYNC_MASTER=VWU_K20 SYNC_DATE=08/20/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7867	01
	SCALE	SHT	OF
	NONE	53	123





Current Sensing		
SYNC_MASTER=YWU_K20		SYNC_DATE=08/12/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7867	01
SCALE		SHT	OF
NONE		54	123




Thermal Sensors		
SYNC_MASTER=YWU_K20		SYNC_DATE=05/28/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7867	REV. 01
	SCALE NONE	SHT 55	OF 123







D

C

B

A


D

C


B

A

Digital SMS




Desired orientation when placed on board top-side:




Circle indicates pin 1 location when placed in correct orientation

Analog SMS

R5921 PULLS UP SMS_PWRDN TO TURN OFF SMS WHEN PIN IS NOT BEING DRIVEN BY SMC



Desired orientation when placed on board top-side:



Circle indicates pin 1 location when placed in correct orientation

Sudden Motion Sensor (SMS)

SYNC_MASTER=YWU_K20 SYNC_DATE=06/17/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7867	01
SCALE	SHT	OF
NONE	59	123

www.laptop-schematics.com



MCP79 SPI Frequency Select		
Frequency	SPI_MOSI	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1


25MHz is selected with R5190 and R5191
Any of the 4 frequencies can be selected
with R6190, R6191, R5190 and R5191


SPI ROM		
SYNC_MASTER=M98_MLB		SYNC_DATE=05/01/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7867	01
SCALE	SHT	OF
NONE	61	123







AUDIO:SPEAKER AMP		
SYNC_MASTER=AUDIO_K20		SYNC_DATE=08/20/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7867	01
SCALE	NONE	SHT	OF
		66	123

AUDIO JACK 1 LO/HP JACK, SPDIF TX

MIC CONNECTOR
APN: 518S0520

SPEAKER CONNECTORS
APN: 518S0521

APN: 518S0672

AUDIO JACK 2 LINE IN JACK, SPDIF RX

AUDIO: JACKS

SYNC_MASTER=AUDIO_K20 SYNC_DATE=08/20/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE D DRAWING NUMBER 051-7867


REV. 01

SCALE NONE SHT 67 OF 123


MagSafe DC Power Jack




3.425V "G3Hot" Supply



Battery Connector



BIL Connector



DC-In & Battery Connectors

SYNC_MASTER=RXU_K20 SYNC_DATE=05/21/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



DPRSLEVR	DPRSTP*	PSI*	Operation	Mode
0	1	1	2-Phase	CCM
0	1	0	1-Phase	CCM
1	0	1	1-Phase	DCM
1	0	0	1-Phase	DCM

IMVP6 CPU VCore Regulator

SYNC_MASTER=RXU_K20

SYNC_DATE=05/21/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7867	01
SCALE		SHT	OF
NONE		71	123



1.5V DDR3 Supply

SYNC_MASTER=RXU_K20 SYNC_DATE=05/21/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7867	01
SCALE		SHT	OF
NONE		73	123



CPU VTT Power Supply

SYNC_MASTER=RXU_K20

SYNC_DATE=05/21/2008


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7867	01
SCALE		SHT	OF
NONE		76	123





MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	48 mOhm @4.5V
LOADING	0.087 A (EDP)

MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 mOhm @4.5V
LOADING	2.9 A (EDP)

MOSFET	SI7108DN
CHANNEL	N-TYPE
RDS(ON)	5 mOhm @4.5V
LOADING	5.1 A (EDP)

MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 mOhm @4.5v
LOADING	1.1 A (EDP)

MOSFET	SI7108DN
CHANNEL	N-TYPE
RDS(ON)	5 mOhm @4.5V
LOADING	5.4 A (EDP)

MCP79 DDR FETs

MCP79 DDR pad leakage is high enough that nvidia recommends unpowering during sleep. In order to support unpowering rail, hardware must guarantee MEM_CKE signals are low before rail is turned off, and remains low until after rail turns back on or DIMMs will exit self-refresh prematurely. MEM_VTT_EN output from MCP79 used to enable clamp on VTT rail, which pulls all CKE signals low through VTT termination resistors.

Power FETs

SYNC_MASTER=VMA_K20

SYNC_DATE=05/19/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D


DRAWING NUMBER 051-7867

REV. 01

SCALE NONE

SHT 79

OF 123



Page Notes

Power aliases required by this page:

- =PPIV2_GPU_PEX_PLIXVDD
- =PPIV2_GPU_PEX_IOVDDQ
- =PPIV2_GPU_PEX_IOVDD

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

NV G96 PCI-E

SYNC_MASTER=M98_MLS SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

8

7

6

5

4

3

2

1

Page Notes

Power aliases required by this page:

- =PPVCORE_GPU
- =PPIV8_GPU_FBVDDQ

Signal aliases required by this page:


(NONE)

BOM options provided by this page:

(NONE)

=PPVCORE_GPU






???A @ ???MHz Core/Mem Clk for VDD



=PPIV8_GPU_FBVDDQ

Nvidia PWD for GB-128 uses 4x4.7uF, 8x0.47uF, 16x0.1uF

???A @ ???MHz 1.8V GDDR3

U8000
NB9P-GS
BGA
SYMBOL 9 OF 9U8000
NB9P-GS
BGA
SYMBOL 7 OF 9U8000
NB9P-GS
BGA
SYMBOL 8 OF 9

NV G96 CORE/FB POWER

SYNC_MASTER=M98_MLS

SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

SCALE

NONE

DRAWING NUMBER

051-7867

REV.


01

SHT

81

OF

123



Page Notes

Power aliases required by this page:

- PPIV8_S0_FB_VDD
- PPIV8_S0_FB_VREFA

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

VRAM4

GDDR3 Frame Buffer A (Bottom)

SYNC_MASTER=M98_MLS SYNC_DATE=04/01/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7867	01
SCALE	SHT	OF
NONE	84	123



Page Notes

Power aliases required by this page:

- PP1V8_S0_FB_VDD
- PP1V8_S0_FB_VREF_B

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

VRAM4

GDDR3 Frame Buffer B (Bottom)

SYNC_MASTER=M98_MLS SYNC_DATE=04/01/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




Page Notes


Power aliases required by this page:
- =PP3V3_GPU_VDD33
- =PP3V3_GPU_MIO
- =PP1V2_GPU_PLLVDD
- =PP1V2_GPU_H_PLLVDD
- =PP1V2_GPU_VID_PLLVDD
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)

NV G96 GPIO/MIO/MISC		
SYNC_MASTER=M98_MLS		SYNC_DATE=04/01/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7867	01
SCALE		SHT	OF
NONE		86	123



GPU VCore Regulator



GPU VCore Setpoints

VID3	VID2	VID1	VID0	Voltage	Max Batt	Balanced	Max perf
1	1	1	1	0.90125V	X		-
1	1	1	0	0.92700V	-	X	-
1	0	1	1	1.00425V	-	-	X

Other VID states may not be valid

Default Vcore Setpoints

BOM GROUP	BOM OPTIONS
GPUVID_0P90V	GPUVID2_1, GPUVID1_1, GPUVID0_1
GPUVID_1P00V	GPUVID2_0, GPUVID1_1, GPUVID0_1

GPU (G96) CORE SUPPLY

SYNC_MASTER=RXU_K20 SYNC_DATE=05/21/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7867	01
SCALE	SHT	OF
NONE	89	123





Page Notes

Power aliases required by this page:

- =PP1V8_S0_FB_VDD
- =PP1V8_S0_FB_VDDQ

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

VRAM8

GDDR3 Frame Buffer A (Top)

SYNC_MASTER=M99_MLB SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7867	01
SCALE	SHT	OF
NONE	91	123



Page Notes

Power aliases required by this page:

- PP1V8_S0_FB_VDD
- PP1V8_S0_FB_VDDQ

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

VRAM8

GDDR3 Frame Buffer B (Top)

SYNC_MASTER=M88_MLS SYNC_DATE=11/01/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7867	01
SCALE	SHT	OF
NONE	92	123



Muxed Graphics Support

SYNC_MASTER=M98_MLB SYNC_DATE=05/01/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7867	01
SCALE		SHT	OF
NONE		93	123



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S2312	1	IC,ISL6236,DUAL PWM CNTRL,QFN32	U9500	CRITICAL	

1.1V / 1V8 FB Power Supply

SYNC_MASTER=RXU_K20 SYNC_DATE=05/21/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7867	01
SCALE		SHT	OF
NONE		95	123





PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
376S0747	1	XSTR.FET,N-CH,60V,3.6A,0.128OHM,TSOP-6,L	Q9700	CRITICAL	

LCD BACKLIGHT DRIVER

SYNC_MASTER=MASTER SYNC_DATE=NA

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7867	01
SCALE		SHT	OF
NONE		97	123



Misc Power Supplies

SYNC_MASTER=RXU_K20 SYNC_DATE=05/07/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7867	01
SCALE		SHT	OF
NONE		99	123

8

7

6

5

4

3

2

1

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
FSB_DSTB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	=2x_DIELECTRIC	?
FSB_DSTB	*	=3x_DIELECTRIC	?
FSB_ADDR	*	=STANDARD	?
FSB_ADSTB	*	=2x_DIELECTRIC	?
FSB_1X	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_DSTB	TOP,BOTTOM	=5x_DIELECTRIC	?
FSB_ADDR	TOP,BOTTOM	=3x_DIELECTRIC	?
FSB_ADSTB	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_1X	TOP,BOTTOM	=3x_DIELECTRIC	?

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended.

FSB 4X signals / groups shown in signal table on right.
Signals within each 4x group should be matched within 5 ps of strobe.
DSTB# complementary pairs should be matched within 1 ps of each other, all DSTB#s matched to +/- 300 ps.
Spacing is 2x dielectric between DATA#, DINV# signals, with 3x dielectric spacing to the DSTB#s.
DSTB# complementary pairs are spaced normally and are NOT routed as differential pairs.

FSB 2X signals / groups shown in signal table on right.
Signals within each 2x group should be matched within 20 ps. ADTSB#s should be matched +/- 300 ps.
Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielectric spacing to ADSTB#.

FSB 1X signals shown in signal table on right.
Signals within each 1x group should be matched to CPU clock, +0/-1000 mils.

Design Guide recommends each strobe/signal group is routed on the same layer.
Intel Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2
SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?
CPU_8MIL	*	8 MIL	?
CPU_COMP	*	25 MIL	?
CPU_GTLREF	*	25 MIL	?
CPU_ITP	*	=2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?

SR DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended.
Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2
SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

MCP FSB COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_FSB_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.4

FSB Clock Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	=3x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.5

CPU / FSB Net Properties

FSB 4X Signal Groups

FSB 2X Signals

FSB 1X Signals

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE	
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB D L<15..0>	7 10 14
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB DINV L<0>	7 10 14
FSB_DSTB0	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<0>	7 10 14
FSB_DSTB0	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<0>	7 10 14
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB D L<31..16>	7 10 14
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB DINV L<1>	7 10 14
FSB_DSTB1	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<1>	7 10 14
FSB_DSTB1	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<1>	7 10 14
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB D L<47..32>	7 10 14
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB DINV L<2>	7 10 14
FSB_DSTB2	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<2>	7 10 14
FSB_DSTB2	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<2>	7 10 14
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB D L<63..48>	7 10 14
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB DINV L<3>	7 10 14
FSB_DSTB3	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<3>	7 10 14
FSB_DSTB3	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<3>	7 10 14
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB A L<16..3>	7 10 14
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB REQ L<4..0>	7 10 14
FSB_ADSTB0	FSB_50S	FSB_ADSTB	FSB ADSTB L<0>	7 10 14
FSB_ADDR_GROUP1	FSB_50S	FSB_ADDR	FSB A L<35..17>	7 10 14
FSB_ADSTB1	FSB_50S	FSB_ADSTB	FSB ADSTB L<1>	7 10 14
FSB_1X	FSB_50S	FSB_1X	FSB ADS L	7 10 14
FSB_BREQ0_1	FSB_50S	FSB_1X	FSB BREQ0 L	9 10 14
FSB_BREQ1_1	FSB_50S	FSB_1X	FSB BREQ1 L	14
FSB_1X	FSB_50S	FSB_1X	FSB BNR L	10 14
FSB_1X	FSB_50S	FSB_1X	FSB BPRI L	10 14
FSB_1X	FSB_50S	FSB_1X	FSB DBSY L	7 10 14
FSB_1X	FSB_50S	FSB_1X	FSB DEFER L	10 14
FSB_1X	FSB_50S	FSB_1X	FSB DRDY L	7 10 14
FSB_1X	FSB_50S	FSB_1X	FSB HIT L	7 10 14
FSB_1X	FSB_50S	FSB_1X	FSB HITM L	7 10 14
FSB_1X	FSB_50S	FSB_1X	FSB LOCK L	7 10 14
FSB_CPURST_L	FSB_50S	FSB_1X	FSB CPURST L	9 10 13 14
FSB_1X	FSB_50S	FSB_1X	FSB RS L<2..0>	10 14
FSB_1X	FSB_50S	FSB_1X	FSB TRDY L	10 14
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU A20M L	10 14
CPU_BSEL	CPU_50S	CPU_AGTL	CPU BSEL<2..0>	9 10
CPU_FERR_L	CPU_50S	CPU_8MIL	CPU FERR L	10 14
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU IGNNL	10 14
CPU_INIT_L	CPU_50S	CPU_AGTL	CPU INIT L	10 14
CPU_ASYNC_R	CPU_50S	CPU_AGTL	CPU INTR	9 10 14
CPU_ASYNC_R	CPU_50S	CPU_AGTL	CPU NMI	9 10 14
CPU_PROCHOT_L	CPU_50S	CPU_AGTL	CPU PROCHOT L	10 14 42 61
CPU_PWRGD	CPU_50S	CPU_AGTL	CPU PWRGD	10 13 14
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU SMI L	10 14
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU STPCLK L	10 14
PM_THRMTRIP_L	CPU_50S	CPU_8MIL	PM THRMTRIP L	10 14 42
FSB_CPUSLP_L	CPU_50S	CPU_AGTL	FSB CPUSLP L	10 14
CPU_FERR_SR	CPU_50S	CPU_AGTL	CPU DPSLP L	10 14
CPU_DEPRSTP_L	CPU_50S	CPU_AGTL	CPU DPRSTP L	9 10 14 61
CPU_ASYNC	CPU_50S	CPU_AGTL	FSB DPWR L	10 14
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP VDD	14
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP GND	14
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP VCC	14
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP GND	14
FSB_CLK_CPU	CLK_FSB_100D	CLK_FSB	FSB CLK CPU P	10 14
FSB_CLK_CPU	CLK_FSB_100D	CLK_FSB	FSB CLK CPU N	10 14
FSB_CLK_ITP	CLK_FSB_100D	CLK_FSB	FSB CLK ITP P	13 14
FSB_CLK_ITP	CLK_FSB_100D	CLK_FSB	FSB CLK ITP N	13 14
FSB_CLK_MCP	CLK_FSB_100D	CLK_FSB	FSB CLK MCP P	14
FSB_CLK_MCP	CLK_FSB_100D	CLK_FSB	FSB CLK MCP N	14
CPU_FERR_L	CPU_50S		CPU IERR L	10
PM_DPRSPLVR	CPU_50S	CPU_AGTL	PM DPRSLPVR	21 61
(See above)	CPU_50S	CPU_AGTL	IMVP DPRSLPVR	61
CPU_GTLREF	CPU_50S	CPU_GTLREF	CPU GTLREF	10 26
CPU_COMP	CPU_50S	CPU_COMP	CPU COMP<3>	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<2>	10
CPU_COMP	CPU_50S	CPU_COMP	CPU COMP<1>	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<0>	10
XDP_TDI	CPU_50S	CPU_ITP	XDP TDI	6 10 13
XDP_TDO	CPU_50S	CPU_ITP	XDP TDO	6 10
XDP_TMS	CPU_50S	CPU_ITP	XDP TMS	6 10 13
XDP_TCK	CPU_50S	CPU_ITP	XDP TCK	6 10 13
XDP_TRST_L	CPU_50S	CPU_ITP	XDP TRST L	6 10 13
XDP_BPM_L	CPU_50S	CPU_ITP	XDP BPM L<4..0>	10 13
XDP_BPM_L5	CPU_50S	CPU_ITP	XDP BPM L<5>	10 13
(FSB_CPURST_L)	CPU_50S	CPU_ITP	XDP CPURST L	13
	CPU_50S	CPU_8MIL	CPU VID<6..0>	9 11
	CPU_50S	CPU_8MIL	IMVP6 VID<6..0>	9 61
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE P	11 61
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE N	11 61
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN P	61
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN N	61

8

7

6

5

4

3

2

1

CPU/FSB Constraints

SYNC_MASTER=M98_MLB

SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

D

DRAWING NUMBER

051-7867

REV.

01

SCALE

NONE

SHT

100

OF

123

8

7

6

5

4

3

2

1

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_40S_VDD	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_70D_VDD	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_20THER	*	25 MIL	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_20THER
MEM_CTRL	*	*	MEM_20THER
MEM_CMD	*	*	MEM_20THER
MEM_DATA	*	*	MEM_20THER
MEM_DQS	*	*	MEM_20THER

Need to support MEM_*-style wildcards!

DDR2:

DQ signals should be matched within 20 ps of associated DQS pair.

DQS intra-pair matching should be within 1 ps, no inter-pair matching requirement.

All DQS pairs should be matched within 100 ps of clocks.

CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 140 ps.

A/BA/cmd signals should be matched within 75 ps, no CLK matching requirement.

All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).

DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

DDR3:

DQ signals should be matched within 5 ps of associated DQS pair.

DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 180 ps

No DQS to clock matching requirement.

CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.

A/BA/cmd signals should be matched within 5 ps of CLK pairs.

All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).

DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	Y	7 MIL	7 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3.4

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM A CLK P<5..0>	15 27
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM A CLK N<5..0>	15 27
MEM_A_CMT1	MEM_40S_VDD	MEM_CTRL	MEM A CKE<3..0>	15 27
MEM_A_CMT1	MEM_40S_VDD	MEM_CTRL	MEM A CS L<3..0>	15 27
MEM_A_CMT1	MEM_40S_VDD	MEM_CTRL	MEM A ODT<3..0>	15 27
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A A<14..0>	15 27
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A BA<2..0>	15 27
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A RAS L	15 27
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A CAS L	15 27
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A WE L	15 27
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM A DQ<7..0>	15 27
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM A DQ<15..8>	15 27
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM A DQ<23..16>	15 27
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM A DQ<31..24>	15 27
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM A DQ<39..32>	15 27
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM A DQ<47..40>	15 27
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM A DQ<55..48>	15 27
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM A DQ<63..56>	15 27
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM A DM<0>	15 27
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM A DM<1>	15 27
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM A DM<2>	15 27
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM A DM<3>	15 27
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM A DM<4>	15 27
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM A DM<5>	15 27
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM A DM<6>	15 27
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM A DM<7>	15 27
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS P<0>	15 27
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS N<0>	15 27
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS P<1>	15 27
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS N<1>	15 27
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS P<2>	15 27
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS N<2>	15 27
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS P<3>	15 27
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS N<3>	15 27
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS P<4>	15 27
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS N<4>	15 27
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS P<5>	15 27
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS N<5>	15 27
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS P<6>	15 27
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS N<6>	15 27
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS P<7>	15 27
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS N<7>	15 27
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM B CLK P<5..0>	15 28
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM B CLK N<5..0>	15 28
MEM_B_CMT1	MEM_40S_VDD	MEM_CTRL	MEM B CKE<3..0>	15 28
MEM_B_CMT1	MEM_40S_VDD	MEM_CTRL	MEM B CS L<3..0>	15 28
MEM_B_CMT1	MEM_40S_VDD	MEM_CTRL	MEM B ODT<3..0>	15 28
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B A<14..0>	15 28
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B BA<2..0>	15 28
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B RAS L	15 28
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B CAS L	15 28
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B WE L	15 28
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM B DQ<7..0>	15 28
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM B DQ<15..8>	15 28
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM B DQ<23..16>	15 28
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM B DQ<31..24>	15 28
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM B DQ<39..32>	15 28
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM B DQ<47..40>	15 28
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM B DQ<55..48>	15 28
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM B DQ<63..56>	15 28
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM B DM<0>	15 28
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM B DM<1>	15 28
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM B DM<2>	15 28
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM B DM<3>	15 28
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM B DM<4>	15 28
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM B DM<5>	15 28
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM B DM<6>	15 28
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM B DM<7>	15 28
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS P<0>	15 28
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS N<0>	15 28
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS P<1>	15 28
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS N<1>	15 28
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS P<2>	15 28
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS N<2>	15 28
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS P<3>	15 28
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS N<3>	15 28
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS P<4>	15 28
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS N<4>	15 28
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS P<5>	15 28
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS N<5>	15 28
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS P<6>	15 28
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS N<6>	15 28
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS P<7>	15 28
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS N<7>	15 28
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP VDD	16
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP GND	16

Memory Constraints

SYNC_MASTER=M98_MLB

SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D

DRAWING NUMBER 051-7867

REV. 01

SCALE NONE

SHT 101

OF 123

8

7

6

5

4

3

2

1



FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
FW_P0_TPA	FW_110D	FW_TP	FW_P0_TPA_P	35 37
FW_P0_TPB	FW_110D	FW_TP	FW_P0_TPB_N	35 37
FW_P0_TPB	FW_110D	FW_TP	FW_P0_TPB_P	35 37
FW_P1_TPA	FW_110D	FW_TP	FW_P1_TPA_P	35 37
FW_P1_TPB	FW_110D	FW_TP	FW_P1_TPB_N	35 37
FW_P1_TPB	FW_110D	FW_TP	FW_P1_TPB_P	35 37
FW_P1_TPB	FW_110D	FW_TP	FW_P1_TPB_N	35 37
Port 2 Not Used				

FireWire Constraints

SYNC_MASTER=M98_MLB

SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7867	01
SCALE	SHT	OF
NONE	105	123



www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

SMC Constraints

SYNC_MASTER=M98_MLB

SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D

DRAWING NUMBER 051-7867

REV. 01

SCALE NONE

SHT 106 OF 123

8

7

6

5

4

3

2

1

A

B

C

D

8	7	6	5	4	3	2	1
GDDR3 Frame Buffer Signal Constraints							
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GDDR3_40SS5SE	*	=45_OHM_SE	=40_OHM_SE	0.095 MM	12.7 MM	=STANDARD	=STANDARD
GDDR3_40SE	*	=45_OHM_SE	=40_OHM_SE	0.095 MM	=40_OHM_SE	=STANDARD	=STANDARD
GDDR3_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	0.095 MM	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
GDDR3 FB A/B Net Properties							
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT				
GDDR3_CLK	*	=2.511_SPACING	?				
GDDR3_CMD	*	=2.511_SPACING	?				
GDDR3_DATA	*	=2.511_SPACING	?				
GDDR3_DQS	*	=2.511_SPACING	?				
GDDR3 FB C/D Net Properties							
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MUXGFX Net Properties							
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?	DISPLAYPORT	TOP,BOTTOM	=4x_DIELECTRIC	?
LVDS	*	=3x_DIELECTRIC	?	LVDS	TOP,BOTTOM	=4x_DIELECTRIC	?
LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length. DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps. DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals. Max length of LVDS/DisplayPort/TMDS traces: 12 inches. SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.							
G96 Net Properties							
DP_ML	DP_100D	DISPLAYPORT	DP_ML_C P<3..0>	82			
DP_ML	DP_100D	DISPLAYPORT	DP_ML_C N<3..0>	82			
DP_ML	DP_100D	DISPLAYPORT	DP_ML_P<3..0>	81 82			
DP_ML	DP_100D	DISPLAYPORT	DP_ML_N<3..0>	81 82			
DP_ML	DP_100D	DISPLAYPORT	DP_ML_CONN_P<3..0>	82			
DP_ML	DP_100D	DISPLAYPORT	DP_ML_CONN_N<3..0>	82			
DP_AUX_CH	DP_100D	DISPLAYPORT	DP_AUX_CH_C_P	81 82			
DP_AUX_CH	DP_100D	DISPLAYPORT	DP_AUX_CH_C_N	81 82			
GPU (G96) Constraints							
NOTICE OF PROPRIETARY PROPERTY							
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING							
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE							
II NOT TO REPRODUCE OR COPY IT							
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART							
APPLE INC.			SIZE D	DRAWING NUMBER 051-7867	REV. 01		
			SCALE NONE	SHT 107	OF 123		

8		7		6		5		4		3		2		1				
M99 Board-Specific Spacing & Physical Constraints																		
BOARD LAYERS								BOARD AREAS				BOARD UNITS (MIL OR MM)		ALLEGRO VERSION				
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM								NO_TYPP_BGA				MM		15.5.1				
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	SPACING_RULE_SET		LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1		NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DEFAULT		*	Y	+50_OHM_SE	+50_OHM_SE	10 MM	0 MM	0 MM	DEFAULT		*	0.1 MM	?	*		*	BGA	BGA_P1MM
STANDARD		*	Y	-DEFAULT	-DEFAULT	10 MM	-DEFAULT	-DEFAULT	STANDARD		*	-DEFAULT	?	MEM_CLK		*	BGA	BGA_P2MM
									BGA_P1MM		*	+DEFAULT	?	CLK_FSB		*	BGA	BGA_P3MM
									BGA_P2MM		*	-DEFAULT	?	CLK_PCIE		*	BGA	BGA_P2MM
									BGA_P3MM		*	-DEFAULT	?	CLK_SLOW		*	BGA	BGA_P2MM
														FSB_DSTB		FSB_DSTB	BGA	BGA_P3MM
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	SPACING_RULE_SET		LAYER	LINE-TO-LINE SPACING	WEIGHT	NOTE: From T18 MLB, changed to reflect M99 stackup.				
55_OHM_SE		TOP, BOTTOM	Y	0.090 MM	0.090 MM				1:5:1_SPACING		*	0.15 MM	?	SPACING_RULE_SET		LAYER	LINE-TO-LINE SPACING	WEIGHT
55_OHM_SE		*	Y	0.076 MM	0.076 MM	-STANDARD	+STANDARD	-STANDARD	1:8:1_SPACING		*	0.18 MM	?	2X_DIELECTRIC		*	0.140 MM	?
									2:1_SPACING		*	0.2 MM	?	3X_DIELECTRIC		*	0.210 MM	?
									2.5:1_SPACING		*	0.25 MM	?	4X_DIELECTRIC		*	0.280 MM	?
									3:1_SPACING		*	0.3 MM	?	5X_DIELECTRIC		*	0.350 MM	?
									4:1_SPACING		*	0.4 MM	?					
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP										
40_OHM_SE		TOP, BOTTOM	Y	0.165 MM	0.095 MM													
40_OHM_SE		*	Y	0.135 MM	0.135 MM	-STANDARD	+STANDARD	-STANDARD										
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP										
27P4_OHM_SE		TOP, BOTTOM	Y	0.310 MM	0.095 MM													
27P4_OHM_SE		*	Y	0.250 MM	0.250 MM	-STANDARD	+STANDARD	-STANDARD										
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP										
70_OHM_DIFF		*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD										
70_OHM_DIFF		ISL3, ISL4	Y	0.160 MM	0.160 MM		0.175 MM	0.175 MM										
70_OHM_DIFF		ISL9, ISL10	Y	0.160 MM	0.160 MM		0.175 MM	0.175 MM										
70_OHM_DIFF		ISL2, ISL11	Y	0.170 MM	0.170 MM		0.150 MM	0.150 MM										
70_OHM_DIFF		TOP, BOTTOM	Y	0.170 MM	0.095 MM		0.150 MM	0.150 MM										
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP										
80_OHM_DIFF		*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD										
80_OHM_DIFF		ISL3, ISL4	Y	0.125 MM	0.125 MM		0.180 MM	0.180 MM										
80_OHM_DIFF		ISL9, ISL10	Y	0.125 MM	0.125 MM		0.180 MM	0.180 MM										
80_OHM_DIFF		ISL2, ISL11	Y	0.140 MM	0.140 MM		0.190 MM	0.190 MM										
80_OHM_DIFF		TOP, BOTTOM	Y	0.140 MM	0.095 MM		0.190 MM	0.190 MM										
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP										
90_OHM_DIFF		*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD										
90_OHM_DIFF		ISL3, ISL4	Y	0.102 MM	0.102 MM		0.220 MM	0.220 MM										
90_OHM_DIFF		ISL9, ISL10	Y	0.102 MM	0.102 MM		0.220 MM	0.220 MM										
90_OHM_DIFF		ISL2, ISL11	Y	0.115 MM	0.115 MM		0.230 MM	0.230 MM										
90_OHM_DIFF		TOP, BOTTOM	Y	0.115 MM	0.095 MM		0.230 MM	0.230 MM										
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP										
100_OHM_DIFF		*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD										
100_OHM_DIFF		ISL3, ISL4	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM										
100_OHM_DIFF		ISL9, ISL10	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM										
100_OHM_DIFF		ISL2, ISL11	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM										
100_OHM_DIFF		TOP, BOTTOM	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM										
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP										
110_OHM_DIFF		*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD										
110_OHM_DIFF		ISL3, ISL4	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM										
110_OHM_DIFF		ISL9, ISL10	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM										
110_OHM_DIFF		ISL2, ISL11	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM										
110_OHM_DIFF		TOP, BOTTOM	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM										
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP										
100_DIFF_BGA		*	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF										
100_DIFF_BGA		ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM										
100_DIFF_BGA		ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM										
NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.																		
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP										
100_OHM_DIFF		*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD										
100_OHM_DIFF		ISL3, ISL4	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM										
100_OHM_DIFF		ISL9, ISL10	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM										
100_OHM_DIFF		ISL2, ISL11	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM										
100_OHM_DIFF		TOP, BOTTOM	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM										
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP										
110_OHM_DIFF		*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD										
110_OHM_DIFF		ISL3, ISL4	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM										
110_OHM_DIFF		ISL9, ISL10	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM										
110_OHM_DIFF		ISL2, ISL11	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM										
110_OHM_DIFF		TOP, BOTTOM	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM										
8		7		6		5		4		3		2		1				

PCB Rule Definitions

SYNC_MASTER=M98_MLB

SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

D

051-7867

01

SCALE

SHT

OF

123

PCB Rule Definitions

SYNC_MASTER=M98_MLB

SYNC_DATE=04/01/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE
D


DRAWING NUMBER
051-7867

REV.
01

SCALE
NONE

SHT
109

OF
123



PROJECT SPECIFIC CONNS

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7867	01
SCALE		SHT	OF
NONE		123	123