

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE

Page	Contents	Sync	Date
1	Table of Contents	MASTER	N/A
2	System Block Diagram	MASTER	N/A
3	Power Block Diagram	MASTER	N/A
4	BOM Configuration	MASTER	N/A
5	Power Conn / Alias	MASTER	N/A
6	HOLES & STANDOFFS	MASTER	N/A
7	UNUSED SIGNAL ALIAS	MASTER	N/A
8	SIGNAL ALIASES	MASTER	N/A
9	CPU FSB	MASTER	N/A
10	CPU TEST & MISC.	MASTER	N/A
11	CPU POWER, GND, DECAPS	MASTER	N/A
12	extended Debug Port (XDP)	MASTER	N/A
13	MCP CPU Interface	MASTER	N/A
14	MCP Memory Interface	MASTER	N/A
15	MCP MEMORY CNTRL & MISC	MASTER	N/A
16	MCP PCIe Interfaces	MASTER	N/A
17	MCP Ethernet & Graphics	MASTER	N/A
18	MCP PCI & LPC	MASTER	N/A
19	MCP SATA & USB	MASTER	N/A
20	MCP HDA & MISC	MASTER	N/A
21	MCP Power & Ground	MASTER	N/A
22	MCP Standard Decoupling	K51	12/08/2008
23	MCP Graphics Support	MASTER	N/A
24	SB Misc	MASTER	N/A
25	FSB/DDR3 Vref Margining	MASTER	MASTER
26	MEMORY CAPS	MASTER	N/A
27	DDR3 SO-DIMMs 0 & 2	MASTER	N/A
28	DDR3 SO-DIMM CONNECTOR B	MASTER	N/A
29	DDR3 SUPPORT AND BITSWAPS	K51	10/13/2008
30	PCI-E Wireless Connector	MASTER	N/A
31	Ethernet PHY (RTL8211CL)	K51	12/08/2008
32	Ethernet Support	MASTER	N/A
33	ETHERNET CONNECTOR	MASTER	N/A
34	FireWire LLC/PHY (XIO2213B)	MASTER	N/A
35	FW: 1394B MISC	MASTER	N/A
36	FIREWIRE CONNECTOR	MASTER	N/A
37	SATA Connectors	MASTER	N/A
38	EXTERNAL USB CONNECTORS	MASTER	N/A
39	Internal USB Connections	MASTER	MASTER
40	SMC	MASTER	N/A
41	SMC Support	MASTER	N/A
42	LPC+SPI Debug Connector	MASTER	N/A
43	SMBUS CONNECTIONS	MASTER	N/A
44	CPU/MXM CURRENT AND VOLTAGE SENSE	MASTER	N/A
45	MCP CURRENT AND VOLTAGE SENSE	K51	12/08/2008

Page	Contents	Sync	Date
46	Thermal Sensors	MASTER	N/A
47	HD AND OD FAN	MASTER	N/A
48	CPU FAN	MASTER	N/A
49	SPI ROM	K51	12/08/2008
50	AUDIO: CODEC/REGULATOR	SKIPAUDIO	06/01/2009
51	AUDIO: FILTER/BUFFER	SKIPAUDIO	06/01/2009
52	AUDIO: SPEAKER AMP	SKIPAUDIO	06/01/2009
53	AUDIO: SPEAKER AMP	SKIPAUDIO	06/01/2009
54	Audio: MLB to I/O Conn.	SKIPAUDIO	06/01/2009
55	AUDIO: Detects/Grounding	SKIPAUDIO	06/01/2009
56	AUDIO: Mikey	SKIPAUDIO	06/01/2009
57	POWER SEQUENCING BLOCK DIAGRAM	K51	12/08/2008
58	PGOOD and Power Sequencing	MASTER	N/A
59	VREG: PPVCORE_S0_CPU	MASTER	N/A
60	VREG: PPVCORE_S0_CPU	MASTER	N/A
61	5V_S3 REGULATOR	MASTER	N/A
62	MCP CORE REGULATOR	MASTER	N/A
63	1.5V DDR SUPPLY	MASTER	N/A
64	FSB VTT/3.3V S5 SUPPLIES	MASTER	N/A
65	S3 & S0 FETs	MASTER	N/A
66	1V1 S5 POWER SUPPLY	K51	10/31/2008
67	1V8 POWER SUPPLY	MASTER	N/A
68	MXM PCIE, DP & Power	K51	10/31/2008
69	MXM I/O	K51	10/31/2008
70	MXM PCIE CAPS	MASTER	N/A
71	MXM ALIASES	MASTER	N/A
72	LCD MUX & CHOKES	MASTER	MASTER
73	INTERNAL DISPLAY	MASTER	MASTER
74	DP MUX SUPPORT	MASTER	N/A
75	DISPLAYPORT SUPPORT	MASTER	N/A
76	DisplayPort Connector	MASTER	N/A
77	CPU/FSB Constraints	MASTER	N/A
78	Memory Constraints	MASTER	N/A
79	MCP Constraints 1	MASTER	N/A
80	MCP Constraints 2	MASTER	N/A
81	Ethernet Constraints	MASTER	N/A
82	FireWire Constraints	MASTER	N/A
83	SMC Constraints	MASTER	N/A
84	GRAPHICS CONSTRAINTS	MASTER	N/A
85	K22/K23 SPECIFIC CONSTRAINTS	MASTER	N/A
86	K22/K23 RULE DEFINITIONS	MASTER	N/A
87	K22/K23 ICT/FCT	MASTER	N/A





Apple Inc.

Jul 23 2009

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
820-2494	1	PCBF,K22,MLB	MLB1		K22


DRAWING  
TITLE=K22  
ABBREV=DRAWING  
LAST\_MODIFIED=Wed Jun 3 10:42:53 2009


DRAWING TITLE		DRAWING NUMBER	SIZE
 Apple Inc.		D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	20.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS <u>RESERVING</u>		BRANCH	
		PAGE	1 OF 110
		SHEET	1 OF 110





PAGE TITLE	
System Block Diagram	
DRAWING NUMBER	
D	
REVISION	
20.0.0	
BRANCH	
PAGE	
2 OF 110	
SHEET	
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	













PAGE TITLE					
HOLES & STANDOFFS					
 Apple Inc.	DRAWING NUMBER		SHEET		
	20.0.0		D		
			REVISION		
			BRANCH		
			PAGE		
			7 OF 110		
SHEET					


	8	7	6	5	4	3	2	1
D	NC ON UNUSED ALIASES							
	18	MCP_TV_DAC_RSET	==	NC_MCP_TV_DAC_RSET	MAKE_BASE=TRUE	NO_TEST=TRUE		
	18	MCP_TV_DAC_VREF	==	NC_MCP_TV_DAC_VREF	MAKE_BASE=TRUE	NO_TEST=TRUE		
	18	MCP_CLK27M_XTALIN	==	NC_MCP_CLK27M_XTALIN	MAKE_BASE=TRUE	NO_TEST=TRUE		
	18	MCP_CLK27M_XTALOUT	==	NC_MCP_CLK27M_XTALOUT	MAKE_BASE=TRUE	NO_TEST=TRUE		
	18	CRT_IG_R_C_PR	==	NC_CRT_IG_R_C_PR	MAKE_BASE=TRUE	NO_TEST=TRUE		
	18	CRT_IG_G_Y_Y	==	NC_CRT_IG_G_Y_Y	MAKE_BASE=TRUE	NO_TEST=TRUE		
	18	CRT_IG_B_COMP_PB	==	NC_CRT_IG_B_COMP_PB	MAKE_BASE=TRUE	NO_TEST=TRUE		
	18	CRT_IG_HSYNC	==	NC_CRT_IG_HSYNC	MAKE_BASE=TRUE	NO_TEST=TRUE		
	18	CRT_IG_VSYNC	==	NC_CRT_IG_VSYNC	MAKE_BASE=TRUE	NO_TEST=TRUE		
C	18	TP_MCP_RGB_HSYNC	==	NC_MCP_RGB_HSYNC	MAKE_BASE=TRUE	NO_TEST=TRUE		
	18	TP_MCP_RGB_VSYNC	==	NC_MCP_RGB_VSYNC	MAKE_BASE=TRUE	NO_TEST=TRUE		
	19	TP_PCI_AD<31..15>	==	NC_PCI_AD<31..15>	MAKE_BASE=TRUE	NO_TEST=TRUE		
	19	TP_PCI_IRDY_L	==	NC_PCI_IRDY_L	MAKE_BASE=TRUE	NO_TEST=TRUE		
	19	TP_PCI_C_BE_L<1..0>	==	NC_PCI_C_BE_L<1..0>	MAKE_BASE=TRUE	NO_TEST=TRUE		
	19	TP_PCI_SERR_L	==	NC_PCI_SERR_L	MAKE_BASE=TRUE	NO_TEST=TRUE		
	19	TP_PCI_DEVSEL_L	==	NC_PCI_DEVSEL_L	MAKE_BASE=TRUE	NO_TEST=TRUE		
	19	TP_PCI_PERR_L	==	NC_PCI_PERR_L	MAKE_BASE=TRUE	NO_TEST=TRUE		
	19	TP_LPC_DRQ0_L	==	NC_LPC_DRQ0_L	MAKE_BASE=TRUE	NO_TEST=TRUE		
	21	TP_MCP_BUF_SIO_CLK	==	NC_MCP_BUF_SIO_CLK	MAKE_BASE=TRUE	NO_TEST=TRUE		
B	18	TP_ENET_INTR_L	==	NC_ENET_INTR_L	MAKE_BASE=TRUE	NO_TEST=TRUE		
	18	TP_ENET_PWRDWN_L	==	NC_ENET_PWDWN_L	MAKE_BASE=TRUE	NO_TEST=TRUE		
	21	TP_MCP_KBDRSTIN_L	==	NC_MCP_KBDRSTIN_L	MAKE_BASE=TRUE	NO_TEST=TRUE		
		TP_MCP_GPIO_18	==	NC_MCP_GPIO_18	MAKE_BASE=TRUE	NO_TEST=TRUE		
	21	TP_MLB_RAM_SIZE	==	NC_MLB_RAM_SIZE	MAKE_BASE=TRUE	NO_TEST=TRUE		
	19	TP_PCI_C_BE_L<3>	==	NC_PCI_C_BE_L<3>	MAKE_BASE=TRUE	NO_TEST=TRUE		
	19	TP_PCI_CLK0	==	NC_PCI_CLK0	MAKE_BASE=TRUE	NO_TEST=TRUE		
	19	TP_PCI_CLK1	==	NC_PCI_CLK1	MAKE_BASE=TRUE	NO_TEST=TRUE		
	19	TP_PCI_FRAME_L	==	NC_PCI_FRAME_L	MAKE_BASE=TRUE	NO_TEST=TRUE		
	19	TP_PCI_GNT0_L	==	NC_MCP_PCI_GNT0_L	MAKE_BASE=TRUE	NO_TEST=TRUE		
A	19	TP_PCI_GNT1_L	==	NC_PCI_GNT1_L	MAKE_BASE=TRUE	NO_TEST=TRUE		
	19	TP_PCI_INTW_L	==	NC_PCI_INTW_L	MAKE_BASE=TRUE	NO_TEST=TRUE		
	19	TP_PCI_INTX_L	==	NC_PCI_INTX_L	MAKE_BASE=TRUE	NO_TEST=TRUE		
	19	TP_PCI_INTY_L	==	NC_PCI_INTY_L	MAKE_BASE=TRUE	NO_TEST=TRUE		
	19	TP_PCI_INTZ_L	==	NC_PCI_INTZ_L	MAKE_BASE=TRUE	NO_TEST=TRUE		
	19	TP_PCI_PAR	==	NC_PCI_PAR	MAKE_BASE=TRUE	NO_TEST=TRUE		
	19	TP_PCI_RESET1_L	==	NC_PCI_RESET1_L	MAKE_BASE=TRUE	NO_TEST=TRUE		
	19	TP_PCI_STOP_L	==	NC_PCI_STOP_L	MAKE_BASE=TRUE	NO_TEST=TRUE		
	19	TP_PCI_TRDY_L	==	NC_PCI_TRDY_L	MAKE_BASE=TRUE	NO_TEST=TRUE		
	17	TP_PCIE_CLK100M_PE4N	==	NC_PCIE_CLK100M_PE4N	MAKE_BASE=TRUE	NO_TEST=TRUE		
	17	TP_PCIE_CLK100M_PE4P	==	NC_PCIE_CLK100M_PE4P	MAKE_BASE=TRUE	NO_TEST=TRUE		
	17	TP_PCIE_CLK100M_PE5N	==	NC_PCIE_CLK100M_PE5N	MAKE_BASE=TRUE	NO_TEST=TRUE		
	17	TP_PCIE_CLK100M_PE5P	==	NC_PCIE_CLK100M_PE5P	MAKE_BASE=TRUE	NO_TEST=TRUE		
	17	TP_PCIE_CLK100M_PE6P	==	NC_PCIE_CLK100M_PE6P	MAKE_BASE=TRUE	NO_TEST=TRUE		
	17	TP_PCIE_CLK100M_PE6N	==	NC_PCIE_CLK100M_PE6N	MAKE_BASE=TRUE	NO_TEST=TRUE		
	17	PCIE_EXCARD_PRSENT_L	==	NC_PCIE_EXCARD_PRSENT_L	MAKE_BASE=TRUE	NO_TEST=TRUE		
	17	TP_PE4_CLKREQ_L	==	NC_PE4_CLKREQ_L	MAKE_BASE=TRUE	NO_TEST=TRUE		
	17	TP_PE4_PRSENT_L	==	NC_PE4_PRSENT_L	MAKE_BASE=TRUE	NO_TEST=TRUE		
	21	TP_SB_A20GATE	==	NC_SB_A20GATE	MAKE_BASE=TRUE	NO_TEST=TRUE		
	20	TP_USB_10N	==	NC_USB_10N	MAKE_BASE=TRUE	NO_TEST=TRUE		
	20	TP_USB_10P	==	NC_USB_10P	MAKE_BASE=TRUE	NO_TEST=TRUE		
	20	USB_MINI_N	==	NC_USB_MINI_N	MAKE_BASE=TRUE	NO_TEST=TRUE		
	20	USB_MINI_P	==	NC_USB_MINI_P	MAKE_BASE=TRUE	NO_TEST=TRUE		
	20	USB_EXCARD_N	==	NC_USB_EXCARD_N	MAKE_BASE=TRUE	NO_TEST=TRUE		
	20	USB_EXCARD_P	==	NC_USB_EXCARD_P	MAKE_BASE=TRUE	NO_TEST=TRUE		
	21	ODD_PWR_EN_L	==	NC_ODD_PWR_EN_L	MAKE_BASE=TRUE	NO_TEST=TRUE		
	17	PCIE_CLK100M_EXCARD_P	==	NC_PCIE_CLK100M_EXCARD_P	MAKE_BASE=TRUE	NO_TEST=TRUE		
	17	PCIE_CLK100M_EXCARD_N	==	NC_PCIE_CLK100M_EXCARD_N	MAKE_BASE=TRUE	NO_TEST=TRUE		
	17	EXCARD_CLKREQ_L	==	NC_EXCARD_CLKREQ_L	MAKE_BASE=TRUE	NO_TEST=TRUE		
	19	TP_PCI_AD<12..10>	==	NC_PCI_AD<12..10>	MAKE_BASE=TRUE	NO_TEST=TRUE		
	19	TP_PCI_AD<8>	==	NC_PCI_AD<8>	MAKE_BASE=TRUE	NO_TEST=TRUE		
	17	TP_PCIE_PE4_R2D_CP	==	NC_PCIE_PE4_R2D_CP	MAKE_BASE=TRUE	NO_TEST=TRUE		
	17	TP_PCIE_PE4_R2D_CN	==	NC_PCIE_PE4_R2D_CN	MAKE_BASE=TRUE	NO_TEST=TRUE		
	17	TP_PCIE_PE4_D2RP	==	NC_PCIE_PE4_D2RP	MAKE_BASE=TRUE	NO_TEST=TRUE		
	17	TP_PCIE_PE4_D2RN	==	NC_PCIE_PE4_D2RN	MAKE_BASE=TRUE	NO_TEST=TRUE		
	17	PCIE_EXCARD_D2R_P	==	NC_PCIE_EXCARD_D2R_P	MAKE_BASE=TRUE	NO_TEST=TRUE		
	17	PCIE_EXCARD_D2R_N	==	NC_PCIE_EXCARD_D2R_N	MAKE_BASE=TRUE	NO_TEST=TRUE		
	17	PCIE_EXCARD_R2D_C_P	==	NC_PCIE_EXCARD_R2D_C_P	MAKE_BASE=TRUE	NO_TEST=TRUE		
	17	PCIE_EXCARD_R2D_C_N	==	NC_PCIE_EXCARD_R2D_C_N	MAKE_BASE=TRUE	NO_TEST=TRUE		
	20	USB_TPAD_N	==	NC_USB_TPAD_N	MAKE_BASE=TRUE	NO_TEST=TRUE		
	20	USB_TPAD_P	==	NC_USB_TPAD_P	MAKE_BASE=TRUE	NO_TEST=TRUE		
	MCP HAS INTERNAL 15K PULL-DOWNS							
	UNUSED MEMORY SIGNALS							
	15	TP_MEM_A_CLK2P	==	NC_MEM_A_CLK2P	MAKE_BASE=TRUE	NO_TEST=TRUE		
	15	TP_MEM_A_CLK2N	==	NC_MEM_A_CLK2N	MAKE_BASE=TRUE	NO_TEST=TRUE		
	16	TP_MEM_A_CLK5P	==	NC_MEM_A_CLK5P	MAKE_BASE=TRUE	NO_TEST=TRUE		
	16	TP_MEM_A_CLK5N	==	NC_MEM_A_CLK5N	MAKE_BASE=TRUE	NO_TEST=TRUE		
	15	TP_MEM_B_CLK2P	==	NC_MEM_B_CLK2P	MAKE_BASE=TRUE	NO_TEST=TRUE		
	15	TP_MEM_B_CLK2N	==	NC_MEM_B_CLK2N	MAKE_BASE=TRUE	NO_TEST=TRUE		
	16	TP_MEM_B_CLK5P	==	NC_MEM_B_CLK5P	MAKE_BASE=TRUE	NO_TEST=TRUE		
	16	TP_MEM_B_CLK5N	==	NC_MEM_B_CLK5N	MAKE_BASE=TRUE	NO_TEST=TRUE		
	UNUSED GMUX JTAG FROM MCP							
	17	GMUX_JTAG_TCK_L	==	NC_GMUX_JTAG_TCK_L	MAKE_BASE=TRUE	NO_TEST=TRUE		
	17	GMUX_JTAG_TDO	==	NC_GMUX_JTAG_TDO	MAKE_BASE=TRUE	NO_TEST=TRUE		
	19	GMUX_JTAG_TDI	==	NC_GMUX_JTAG_TDI	MAKE_BASE=TRUE	NO_TEST=TRUE		
	19	GMUX_JTAG_TMS	==	NC_GMUX_JTAG_TMS	MAKE_BASE=TRUE	NO_TEST=TRUE		
	UNUSED SIGNAL ALIAS							
	PAGE TITLE							
	Apple Inc.							
	NOTICE OF PROPRIETARY PROPERTY:							
	THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:							
	I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE							
	II NOT TO REPRODUCE OR COPY IT							
	III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART							
	IV ALL RIGHTS RESERVED							
	8	7	6	5	4	3	2	1




# SIGNAL ALIAS




## PEG Slot Support




## DisplayPort / TMDS Support



## MCP79 PCIe PRSNT# Straps




## Audio Mux aliasing






## Platform Reset Connections



## LPC Reset (Unbuffered)





## PCIE Reset (Unbuffered)






MCP\_CPUVDD\_EN WILL ASSERT AFTER MCP\_PS\_PWRGD IS UP




PAGE TITLE		SIZE	
SIGNAL ALIASES		D	
 Apple Inc.	DRAWING NUMBER	20.0.0	
	REVISION	20.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		9 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			










PAGE TITLE	
CPU POWER, GND, DECAPS	
 Apple Inc.	DRAWING NUMBER
	SIZE
	D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION
	20.0.0
	BRANCH
	PAGE
	12 OF 110
	SHEET




















PAGE TITLE	
MCP PCIe Interfaces	
Apple Inc.	
DRAWING NUMBER	SIZE
20.0.0	D
REVISION	
BRANCH	
PAGE	
17 OF 110	
SHEET	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	







PAGE TITLE		MCP PCI & LPC	
Apple Inc.		DRAWING NUMBER	S1228
NOTICE OF PROPRIETARY PROPERTY:		REVISION	20.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	19 OF 110
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			








PAGE TITLE		MCP Power & Ground	
Apple Inc.		DRAWING NUMBER	S122
		REVISION	D
		BRANCH	20.0.0
NOTICE OF PROPRIETARY PROPERTY:		PAGE	22 OF 110
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




PAGE TITLE	
BLANK PAGE	
 Apple Inc.	DRAWING NUMBER
	SIZE D
	REVISION 20.0.0
NOTICE OF PROPRIETARY PROPERTY: <p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:</p> <p>I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE</p> <p>II NOT TO REPRODUCE OR COPY IT</p> <p>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART</p> <p>IV ALL RIGHTS RESERVED</p>	BRAINCH  PAGE 24 OF 110  SHEET












RTC Power Sources




RTC Crystal




MCP 25MHz Crystal




Reset Button



PEG POWER ALIAS/OPTION TO GND UNUSED POWER PIN




SATA ALIAS/GROUNDING UNUSED DVDD1 AND AVDD1




PAGE TITLE		SB Misc	
Apple Inc.		DRAWING NUMBER	S1228 D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	20.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	28 OF 110
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


VREFMRGN  
PRODUCTION

SO-DIMM A and SO-DIMM B Vref settings should be margined separately (i.e. not simultaneously) due to current limitation of TPS51116 regulator.




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0149	1	RES,MTL FILM,200,1%,0402,SM,LF	R2903	CRITICAL	VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2903	CRITICAL	PRODUCTION
114S0149	1	RES,MTL FILM,200,1%,0402,SM,LF	R2905	CRITICAL	VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2905	CRITICAL	PRODUCTION
114S0149	1	RES,MTL FILM,200,1%,0402,SM,LF	R2909	CRITICAL	VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2909	CRITICAL	PRODUCTION
114S0149	1	RES,MTL FILM,200,1%,0402,SM,LF	R2911	CRITICAL	VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2911	CRITICAL	PRODUCTION

PAGE TITLE		MEANING NUMBER		SIZE
FSB/DDR3 Vref Margining				D
 Apple Inc.		REVISION		
		20.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE		29 OF 110
		SHEET		



PAGE TITLE	
MEMORY CAPS	
Apple Inc.	
REVISION	20.0.0
BRANCH	
PAGE	30 OF 110
SHEET	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	


PAGE TITLE		DDR3 SO-DIMMs 0 & 2	
	Apple Inc.	LOCATING NUMBER	SI222 D
		REVISION	20.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	31 OF 110
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
I I NOT TO REPRODUCE OR COPY IT			
I I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
I I ALL RIGHTS RESERVED			
















PAGE TITLE	
PCI-E Wireless Connector	
 Apple Inc.	DRAWING NUMBER
	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION
	20.0.0
	BRANCH
	PAGE
	34 OF 110
	SHEET













PAGE TITLE	
BLANK PAGE	
 Apple Inc.	DRAWING NUMBER
	SIZE D
	REVISION 20.0.0
NOTICE OF PROPRIETARY PROPERTY: <p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:</p> <p>I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE</p> <p>II NOT TO REPRODUCE OR COPY IT</p> <p>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART</p> <p>IV ALL RIGHTS RESERVED</p>	BRAINCH  PAGE 40 OF 110  SHEET





D

C

B

A


D

C


B

A


1394 PHY 1.95V SUPPLY



FireWire Aliases For Connectivity




1394 PHY STRAPPING OPTIONS




THERE ARE THREE FIREWIRE PORTS, BUT ONLY ONE IS USED.NO STUFF MEANS THAT IT IS IN BILINGUL MODE PULL-UPS ASSERT/ENABLE DATA STROBE ONLY MODE.

iMacs are now one port only and have Power Code "000"


Termination  
Place close to FireWire PHY





2ND & 3RD TPA/TPB PAIR UNUSED



PAGE TITLE	
FW: 1394B MISC	
Apple Inc.	REVISION
	20.0.0
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	
BRANCH	PAGE
	42 OF 110
SHEET	



PAGE TITLE			
FIREWIRE CONNECTOR			
 Apple Inc.	DRAWING NUMBER	SHEET	
	20.0.0	D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		43 OF 110	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	SHEET
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

PAGE TITLE	
BLANK PAGE	
 Apple Inc.	DRAWING NUMBER
	SIZE D
	REVISION 20.0.0
NOTICE OF PROPRIETARY PROPERTY:	BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	PAGE 44 OF 110  SHEET

D

C

B



A


D

C

B

A



PAGE TITLE			
SATA Connectors			
 Apple Inc.	DRAWING NUMBER	SIZE	
	20.0.0	D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	45 OF 110
		SHEET	






[illegible]

LAYOUT NOTE:  
PLACE C4700, C4701 & L4700  
NEAR J4700 PINS 4 AND 5 IN THE  
ORDER LISTED, AND NOT ON  
BOTH SIDES OF THE PIN.

[illegible]

<b>Internal USB Connections</b>		DRAWING NUMBER <b>D</b>
Apple Inc.	REVISION <b>20.0.0</b>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
PAGE <b>47 OF 110</b>		SHEET




[illegible]

PAGE TITLE		DRAWING NUMBER		SIZE
Internal USB Connections				D
 Apple Inc.		REVISION		20.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH		
		PAGE		47 OF 110
		SHEET		




[illegible]


NOTE: Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.



NOTE: P94 and P95 are shorted, P95 could be spare.

NOTE: SMS Interrupt can be active high or low, rename net accordingly.  
If SMS interrupt is not used, pull up to SMC rail.

PAGE TITLE		SMC	
 Apple Inc.	DRAWING NUMBER	SIZE	
	REVISION	D	
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	20.0.0		
	BRANCH		
	PAGE 49 OF 110		
SHEET			



This diagram illustrates the LPC+SPI Connector and its alternate SPI ROM support circuitry.

### LPC+SPI Connector

The connector is a 34-pin FRANK CONNECTOR, CRITICAL, LPCPLUS, J5100, 55909-0374, M-ST-SM. It connects to the LPCPLUS and SPI ROM components.

Pin connections include:

- PP3V3 S5 LPCPLUS (Pin 6)
- PP5V S0 LPCPLUS (Pin 6)
- LPC AD<0> (Pin 103)
- LPC AD<1> (Pin 103)
- SPI ALT MOSI (Pin 51)
- SPI ALT MISO (Pin 51)
- LPC FRAME L (Pin 103)
- PM CLKRUN L (Pin 49)
- SMC TMS (Pin 50)
- DEBUG RESET L (Pin 49)
- SMC TDO (Pin 50)
- SMC TRST L (Pin 49)
- SMC MD1 (Pin 49)
- SMC TX L (Pin 49)
- LPC CLK33M LPCPLUS (Pin 103)
- LPC AD<2> (Pin 103)
- LPC AD<3> (Pin 103)
- SPIROM USE MLB (Pin 51)
- SPI ALT CLK (Pin 51)
- SPI ALT CS L (Pin 51)
- LPC SERIRO (Pin 49)
- LPC PWRDWN L (Pin 49)
- SMC TDI (Pin 49)
- SMC TCK (Pin 49)
- SMC RESET L (Pin 49)
- SMC NMI (Pin 49)
- SMC RX L (Pin 49)
- LPCPLUS GPIO (Pin 18)

### Alternate SPI ROM Support

This circuit provides alternate SPI ROM support using the U5100 component. It includes pull-up resistors (R5144, R5145, R5146) and a capacitor (C5144) to ensure proper signal levels and timing.

Key components and connections:

- U5100 (NC7SB3157) - SPI ROM component
- R5144 (20K) - Pull-up resistor for SPI MLB CS L
- R5145 (100K) - Pull-up resistor for SPI ALT CS L
- R5146 (100K) - Pull-up resistor for SPI CS0 L
- C5144 (0.1uF) - Capacitor for SPI CS0 L
- VER 1 (Pin 1) - Ground
- SEL 6 (Pin 6) - Ground
- CS0 L (Pin 103) - SPI CS0 L
- CS0 R L (Pin 21) - SPI CS0 R L
- CS1 R L USE MLB (Pin 21) - SPI CS1 R L USE MLB

### SPI Bus Series Resistance Option

This option provides series resistance for the SPI bus signals to improve signal integrity. It includes resistors (R5156, R5157, R5158) and capacitors (C5156, C5157, C5158) for each signal line.

Key components and connections:

- R5156 (100K) - Resistor for SPI ALT CLK
- R5157 (100K) - Resistor for SPI ALT MOSI
- R5158 (100K) - Resistor for SPI ALT MISO
- C5156 (0.1uF) - Capacitor for SPI ALT CLK
- C5157 (0.1uF) - Capacitor for SPI ALT MOSI
- C5158 (0.1uF) - Capacitor for SPI ALT MISO
- SPI ALT CLK (Pin 51)
- SPI ALT MOSI (Pin 51)
- SPI ALT MISO (Pin 51)
- SPI CLK R (Pin 21)
- SPI MOSI R (Pin 21)
- SPI MISO (Pin 21)

8 7 6 5 4 3 2 1

D

C

B

A

8 7 6 5 4 3 2 1

### LPC+SPI Connector

FRANK CONNECTOR  
CRITICAL  
LPCPLUS  
J5100  
55909-0374  
M-ST-SM

51 6 =PP3V3 S5 LPCPLUS  
6 =PP5V S0 LPCPLUS

103 49 19 LPC AD<0>  
103 49 19 LPC AD<1>

51 19 49 103 SPI ALT MOSI  
51 19 49 103 SPI ALT MISO  
103 49 19 LPC FRAME L  
49 19 49 103 PM CLKRUN L  
50 49 19 SMC TMS  
49 19 49 103 DEBUG RESET L  
50 49 19 SMC TDO  
49 19 49 103 SMC TRST L  
49 19 49 103 SMC MD1  
50 49 19 SMC TX L

LPC CLK33M LPCPLUS  
LPC AD<2>  
LPC AD<3>

SPIROM USE MLB  
SPI ALT CLK  
SPI ALT CS L  
LPC SERIRO  
LPC PWRDWN L  
SMC TDI  
SMC TCK  
SMC RESET L  
SMC NMI  
SMC RX L  
LPCPLUS GPIO

516S0573

### Alternate SPI ROM Support

51 6 =PP3V3 S5 LPCPLUS  
61 6 =PP3V3 S5 ROM

R5144 20K  
5%  
1/16W  
MF-LP  
402

LPCPLUS

U5100  
NC7SB3157  
VER 1  
CRITICAL

51 19 49 103 SPI MLB CS L  
51 19 49 103 SPI ALT CS L  
Pull-up on debug card

C5144 0.1uF  
100  
402

R5140 100K  
5%  
1/16W  
MF-LP  
402

51 6 =PP3V3 S5 LPCPLUS

SPIROM USE MLB  
MAKE\_BASE=TRUE

51 19 49 103 SPI ALT CS L  
51 19 49 103 SPI CS0 L  
51 19 49 103 SPI CS0 R L  
51 19 49 103 SPI CS1 R L USE MLB

R5145 5%  
1/16W  
MF-LP  
402  
PLACEMENT\_NOTE=Place near U1400

R5146 5%  
1/16W  
MF-LP  
402  
PLACEMENT\_NOTE=PLACE NEXT TO U5100

### SPI Bus Series Resistance Option

LPCPLUS

R5156 5%  
1/16W  
MF-LP  
402

51 19 49 103 SPI ALT CLK  
51 19 49 103 SPI ALT MOSI  
51 19 49 103 SPI ALT MISO

LPCPLUS

R5157 5%  
1/16W  
MF-LP  
402

51 19 49 103 SPI CLK R  
51 19 49 103 SPI MOSI R  
51 19 49 103 SPI MISO

LPCPLUS

R5158 5%  
1/16W  
MF-LP  
402


51 19 49 103 SPI CLK R  
51 19 49 103 SPI MOSI R  
51 19 49 103 SPI MISO


PLACEMENT\_NOTE=Place next to R6150





PLACEMENT\_NOTE=Place next to R6152

PLACEMENT\_NOTE=Place next to R6105

PAGE TITLE	
LPC+SPI Debug Connector	
Apple Inc.	
BRANCH	51 OF 110
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	












REMOTE THERMAL SENSORS  
HEATSINKS, AMBIENT, PANEL AND ODD

MCP & CPU T-Diode Thermal Sensor






CPU PECCI DTS OPTIONS





REMOTE THERMAL SENSORS (HEATSINKS AND ODD)


HDD OUT OF BAND TEMPERATURE SENSING LEVEL SHIFTING





PAGE TITLE		DRAWING NUMBER	
Thermal Sensors		D	
Apple Inc.		REVISION	
		20.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		55 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





PAGE TITLE			
HD AND OD FAN			
 Apple Inc.	DRAWING NUMBER	SIZE	
		D	
20.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		56 OF 110	
REVISION		SHEET	



PAGE TITLE	
BLANK PAGE	
 Apple Inc.	DRAWING NUMBER
	SIZE D
	REVISION 20.0.0
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH  PAGE 58 OF 110  SHEET

















PAGE TITLE		AUDIO: FILTER/BUFFER	
Apple Inc.		DRAWING NUMBER	6122 D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	20.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	63 OF 110
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			










PAGE TITLE		AUDIO: SPEAKER AMP	
Apple Inc.		DRAWING NUMBER	6122
NOTICE OF PROPRIETARY PROPERTY:		REVISION	D
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		20.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	65 OF 110
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED			












State	Manageability	SMC_PM_G2_ENABLE	PM_S4_STATE_L	PM_SLP_S3_L	PM_SLP_S4_L	PM_SLP_M_L
Run (S0/M0)	N/A	1	1	1	1	1
Sleep (S3/M1)	On	1	1	0	1	1
Soft-Off (S5/M1)	On	1	0	0	1	1
Sleep (S3/M-Off)	Off	1	1	0	1	0
Soft-Off (S5/M-Off)	Off	1	0	0	0	0
Battery Off (G3Hot)	N/A	0	0	0	0	0





PAGE TITLE		DRAWING NUMBER		SIZE
POWER SEQUENCING BLOCK DIAGRAM				D
 Apple Inc.		REVISION		
		20.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		69		OF 110
II NOT TO REPRODUCE OR COPY IT		SHEET		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				










PAGE TITLE	
VREG: PPVCORE_S0_CPU	
 Apple Inc.	DRAWING NUMBER
	8122
	D
	REVISION
	20.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH
	PAGE
	71 OF 110
SHEET	









[illegible]





















PAGE TITLE				
BLANK PAGE				
 Apple Inc.	DRAWING NUMBER		SIZE	
	REVISION		D	
20.0.0				
NOTICE OF PROPRIETARY PROPERTY:				
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:				
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE				
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				







## Page Notes





```
Power aliases required by this page:
- =PP3V3_S0_MXM
```

Signal aliases required by this page:

- =SMB\_MXM\_THRM\_DATA      - =PM\_MXM\_PGOOD\_PULLUP
- =SMB\_MXM\_THRM\_CLK



BOM options provided by this page:

### PULLUPS & PULLDOWNS AT MXM CONNECTOR



## MXM SYSTEM INFORMATION ROM

PLACE CLOSE TO J7800



8		7		6		5		4		3		2		1	
MXM TX CAPS															
102	9	PEG_R2D_C_N<0>	MXM C8600	0.1UF	1	2 10%	16V	X5R	402	MXM_PCIE_R2D_P<15>	84 102				
		PEG_R2D_C_P<0>	MXM C8601	0.1UF	1	2 10%	16V	X5R	402	MXM_PCIE_R2D_N<15>	84 102				
102	9	PEG_R2D_C_P<1>	MXM C8602	0.1UF	1	2 10%	16V	X5R	402	MXM_PCIE_R2D_P<14>	84 102				
		PEG_R2D_C_N<1>	MXM C8603	0.1UF	1	2 10%	16V	X5R	402	MXM_PCIE_R2D_N<14>	84 102				
102	9	PEG_R2D_C_N<2>	MXM C8604	0.1UF	1	2 10%	16V	X5R	402	MXM_PCIE_R2D_P<13>	84 102				
		PEG_R2D_C_P<2>	MXM C8605	0.1UF	1	2 10%	16V	X5R	402	MXM_PCIE_R2D_N<13>	84 102				
102	9	PEG_R2D_C_N<3>	MXM C8606	0.1UF	1	2 10%	16V	X5R	402	MXM_PCIE_R2D_P<12>	84 102				
		PEG_R2D_C_P<3>	MXM C8607	0.1UF	1	2 10%	16V	X5R	402	MXM_PCIE_R2D_N<12>	84 102				
102	9	PEG_R2D_C_N<4>	MXM C8608	0.1UF	1	2 10%	16V	X5R	402	MXM_PCIE_R2D_P<11>	84 102				
		PEG_R2D_C_P<4>	MXM C8609	0.1UF	1	2 10%	16V	X5R	402	MXM_PCIE_R2D_N<11>	84 102				
102	9	PEG_R2D_C_N<5>	MXM C8610	0.1UF	1	2 10%	16V	X5R	402	MXM_PCIE_R2D_P<10>	84 102				
		PEG_R2D_C_P<5>	MXM C8611	0.1UF	1	2 10%	16V	X5R	402	MXM_PCIE_R2D_N<10>	84 102				
102	9	PEG_R2D_C_N<6>	MXM C8612	0.1UF	1	2 10%	16V	X5R	402	MXM_PCIE_R2D_P<9>	84 102				
		PEG_R2D_C_P<6>	MXM C8613	0.1UF	1	2 10%	16V	X5R	402	MXM_PCIE_R2D_N<9>	84 102				
102	9	PEG_R2D_C_N<7>	MXM C8614	0.1UF	1	2 10%	16V	X5R	402	MXM_PCIE_R2D_P<8>	84 102				
		PEG_R2D_C_P<7>	MXM C8615	0.1UF	1	2 10%	16V	X5R	402	MXM_PCIE_R2D_N<8>	84 102				
102	9	PEG_R2D_C_N<8>	MXM C8616	0.1UF	1	2 10%	16V	X5R	402	MXM_PCIE_R2D_P<7>	84 102				
		PEG_R2D_C_P<8>	MXM C8617	0.1UF	1	2 10%	16V	X5R	402	MXM_PCIE_R2D_N<7>	84 102				
102	9	PEG_R2D_C_N<9>	MXM C8618	0.1UF	1	2 10%	16V	X5R	402	MXM_PCIE_R2D_P<6>	84 102				
		PEG_R2D_C_P<9>	MXM C8619	0.1UF	1	2 10%	16V	X5R	402	MXM_PCIE_R2D_N<6>	84 102				
102	9	PEG_R2D_C_N<10>	MXM C8620	0.1UF	1	2 10%	16V	X5R	402	MXM_PCIE_R2D_P<5>	84 102				
		PEG_R2D_C_P<10>	MXM C8621	0.1UF	1	2 10%	16V	X5R	402	MXM_PCIE_R2D_N<5>	84 102				
102	9	PEG_R2D_C_P<11>	MXM C8622	0.1UF	1	2 10%	16V	X5R	402	MXM_PCIE_R2D_P<4>	84 102				
		PEG_R2D_C_N<11>	MXM C8623	0.1UF	1	2 10%	16V	X5R	402	MXM_PCIE_R2D_N<4>	84 102				
102	9	PEG_R2D_C_N<12>	MXM C8624	0.1UF	1	2 10%	16V	X5R	402	MXM_PCIE_R2D_P<3>	84 102				
		PEG_R2D_C_P<12>	MXM C8625	0.1UF	1	2 10%	16V	X5R	402	MXM_PCIE_R2D_N<3>	84 102				
102	9	PEG_R2D_C_N<13>	MXM C8626	0.1UF	1	2 10%	16V	X5R	402	MXM_PCIE_R2D_P<2>	84 102				
		PEG_R2D_C_P<13>	MXM C8627	0.1UF	1	2 10%	16V	X5R	402	MXM_PCIE_R2D_N<2>	84 102				
102	9	PEG_R2D_C_N<14>	MXM C8628	0.1UF	1	2 10%	16V	X5R	402	MXM_PCIE_R2D_P<1>	84 102				
		PEG_R2D_C_P<14>	MXM C8629	0.1UF	1	2 10%	16V	X5R	402	MXM_PCIE_R2D_N<1>	84 102				
102	9	PEG_R2D_C_N<15>	MXM C8630	0.1UF	1	2 10%	16V	X5R	402	MXM_PCIE_R2D_P<0>	84 102				
		PEG_R2D_C_P<15>	MXM C8631	0.1UF	1	2 10%	16V	X5R	402	MXM_PCIE_R2D_N<0>	84 102				
MXM RX CAPS															
102	84	MXM_PCIE_D2R_P<15>	MXM C8632	0.1UF	1	2 10%	16V	X5R	402	PEG_D2R_N<0>	9 102				
102	84	MXM_PCIE_D2R_N<15>	MXM C8633	0.1UF	1	2 10%	16V	X5R	402	PEG_D2R_P<0>	9 102				
102	84	MXM_PCIE_D2R_P<14>	MXM C8634	0.1UF	1	2 10%	16V	X5R	402	PEG_D2R_P<1>	9 102				
		MXM_PCIE_D2R_N<14>	MXM C8635	0.1UF	1	2 10%	16V	X5R	402	PEG_D2R_N<1>	9 102				
102	84	MXM_PCIE_D2R_P<13>	MXM C8636	0.1UF	1	2 10%	16V	X5R	402	PEG_D2R_P<2>	9 102				
		MXM_PCIE_D2R_N<13>	MXM C8637	0.1UF	1	2 10%	16V	X5R	402	PEG_D2R_N<2>	9 102				
102	84	MXM_PCIE_D2R_P<12>	MXM C8638	0.1UF	1	2 10%	16V	X5R	402	PEG_D2R_P<3>	9 102				
		MXM_PCIE_D2R_N<12>	MXM C8639	0.1UF	1	2 10%	16V	X5R	402	PEG_D2R_N<3>	9 102				
102	84	MXM_PCIE_D2R_P<11>	MXM C8640	0.1UF	1	2 10%	16V	X5R	402	PEG_D2R_N<4>	9 102				
		MXM_PCIE_D2R_N<11>	MXM C8641	0.1UF	1	2 10%	16V	X5R	402	PEG_D2R_P<4>	9 102				
102	84	MXM_PCIE_D2R_P<10>	MXM C8642	0.1UF	1	2 10%	16V	X5R	402	PEG_D2R_N<5>	9 102				
		MXM_PCIE_D2R_N<10>	MXM C8643	0.1UF	1	2 10%	16V	X5R	402	PEG_D2R_P<5>	9 102				
102	84	MXM_PCIE_D2R_P<9>	MXM C8644	0.1UF	1	2 10%	16V	X5R	402	PEG_D2R_P<6>	9 102				
		MXM_PCIE_D2R_N<9>	MXM C8645	0.1UF	1	2 10%	16V	X5R	402	PEG_D2R_N<6>	9 102				
102	84	MXM_PCIE_D2R_P<8>	MXM C8646	0.1UF	1	2 10%	16V	X5R	402	PEG_D2R_N<7>	9 102				
		MXM_PCIE_D2R_N<8>	MXM C8647	0.1UF	1	2 10%	16V	X5R	402	PEG_D2R_P<7>	9 102				
102	84	MXM_PCIE_D2R_P<7>	MXM C8648	0.1UF	1	2 10%	16V	X5R	402	PEG_D2R_N<8>	9 102				
		MXM_PCIE_D2R_N<7>	MXM C8649	0.1UF	1	2 10%	16V	X5R	402	PEG_D2R_P<8>	9 102				
102	84	MXM_PCIE_D2R_P<6>	MXM C8650	0.1UF	1	2 10%	16V	X5R	402	PEG_D2R_N<9>	9 102				
		MXM_PCIE_D2R_N<6>	MXM C8651	0.1UF	1	2 10%	16V	X5R	402	PEG_D2R_P<9>	9 102				
102	84	MXM_PCIE_D2R_P<5>	MXM C8652	0.1UF	1	2 10%	16V	X5R	402	PEG_D2R_N<10>	9 102				
		MXM_PCIE_D2R_N<5>	MXM C8653	0.1UF	1	2 10%	16V	X5R	402	PEG_D2R_P<10>	9 102				
102	84	MXM_PCIE_D2R_P<4>	MXM C8654	0.1UF	1	2 10%	16V	X5R	402	PEG_D2R_N<11>	9 102				
		MXM_PCIE_D2R_N<4>	MXM C8655	0.1UF	1	2 10%	16V	X5R	402	PEG_D2R_P<11>	9 102				
102	84	MXM_PCIE_D2R_P<3>	MXM C8656	0.1UF	1	2 10%	16V	X5R	402	PEG_D2R_N<12>	9 102				
		MXM_PCIE_D2R_N<3>	MXM C8657	0.1UF	1	2 10%	16V	X5R	402	PEG_D2R_P<12>	9 102				
102	84	MXM_PCIE_D2R_P<2>	MXM C8658	0.1UF	1	2 10%	16V	X5R	402	PEG_D2R_N<13>	9 102				
		MXM_PCIE_D2R_N<2>	MXM C8659	0.1UF	1	2 10%	16V	X5R	402	PEG_D2R_P<13>	9 102				
102	84	MXM_PCIE_D2R_P<1>	MXM C8662	0.1UF	1	2 10%	16V	X5R	402	PEG_D2R_P<14>	9 102				
		MXM_PCIE_D2R_N<1>	MXM C8663	0.1UF	1	2 10%	16V	X5R	402	PEG_D2R_N<14>	9 102				
102	84	MXM_PCIE_D2R_P<0>	MXM C8660	0.1UF	1	2 10%	16V	X5R	402	PEG_D2R_N<15>	9 102				
		MXM_PCIE_D2R_N<0>	MXM C8661	0.1UF	1	2 10%	16V	X5R	402	PEG_D2R_P<15>	9 102				
MXM PCIE CAPS															
Apple Inc.															
NOTICE OF PROPRIETARY PROPERTY:															
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:															
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE															
II NOT TO REPRODUCE OR COPY IT															
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART															
IV ALL RIGHTS RESERVED															
86 OF 110															



8

7

6

5

4

3

2

1

Page Notes

Power aliases required by this page:  
~ =PP5V\_DP\_AUX

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

MCP CONNECTIONS

84

CLK\_100M\_MXM\_P

=

GPU\_CLK100M\_PCIE\_P

9 102

84

CLK\_100M\_MXM\_N

=

GPU\_CLK100M\_PCIE\_N

9 102

84

MXM\_RESET\_L

=

PEG\_RESET\_L

9 90

UNUSED DP INTERFACES

84

MXM\_DP\_C\_ML\_N<0..3>

=

NC\_MXM\_DP\_C\_ML\_N<0..3>

MAKE\_BASE=TRUE

NO\_TEST=TRUE

84

MXM\_DP\_C\_ML\_P<0..3>

=

NC\_MXM\_DP\_C\_ML\_P<0..3>

MAKE\_BASE=TRUE

NO\_TEST=TRUE

84

MXM\_DP\_C\_AUX\_N

=

NC\_MXM\_DP\_C\_AUX\_N

MAKE\_BASE=TRUE

NO\_TEST=TRUE

84

MXM\_DP\_C\_AUX\_P

=

NC\_MXM\_DP\_C\_AUX\_P

MAKE\_BASE=TRUE

NO\_TEST=TRUE

84

MXM\_DP\_C\_HPD

=

TP\_MXM\_DP\_C\_HPD

MAKE\_BASE=TRUE

84

MXM\_DP\_B\_ML\_N<0..3>

=

NC\_MXM\_DP\_B\_ML\_N<0..3>

MAKE\_BASE=TRUE

NO\_TEST=TRUE

84

MXM\_DP\_B\_ML\_P<0..3>

=

NC\_MXM\_DP\_B\_ML\_P<0..3>

MAKE\_BASE=TRUE

NO\_TEST=TRUE

84

MXM\_DP\_B\_AUX\_N

=

NC\_MXM\_DP\_B\_AUX\_N

MAKE\_BASE=TRUE

NO\_TEST=TRUE

84

MXM\_DP\_B\_AUX\_P

=

NC\_MXM\_DP\_B\_AUX\_P

MAKE\_BASE=TRUE

NO\_TEST=TRUE

84

MXM\_DP\_B\_HPD

=

TP\_MXM\_DP\_B\_HPD

MAKE\_BASE=TRUE

84

MXM\_DP\_D\_ML\_N<0..3>

=

NC\_MXM\_DP\_D\_ML\_N<0..3>

MAKE\_BASE=TRUE

NO\_TEST=TRUE

84

MXM\_DP\_D\_ML\_P<0..3>

=

NC\_MXM\_DP\_D\_ML\_P<0..3>

MAKE\_BASE=TRUE

NO\_TEST=TRUE

84

MXM\_DP\_D\_AUX\_N

=

NC\_MXM\_DP\_D\_AUX\_N

MAKE\_BASE=TRUE

NO\_TEST=TRUE

84

MXM\_DP\_D\_AUX\_P

=

NC\_MXM\_DP\_D\_AUX\_P

MAKE\_BASE=TRUE

NO\_TEST=TRUE

84

MXM\_DP\_D\_HPD

=

TP\_MXM\_DP\_D\_HPD

MAKE\_BASE=TRUE

8

7

6

5

4

3

2

1

MXM ALIASES


Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

20.0.0

87 OF 110

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

PAGE TITLE		BLANK PAGE	
 Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	SHEET
		20.0.0	D
		BRANCH	
		PAGE	88 OF 110
		SHEET	



## D

C

## B


A




1





4












PAGE TITLE				
DisplayPort Connector				
 Apple Inc.	DRAWING NUMBER		SIZE	
	REVISION		D	
	BRANCH		20.0.0	
	PAGE		94 OF 110	
NOTICE OF PROPRIETARY PROPERTY:				
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:				
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE				
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				




PAGE TITLE	
BLANK PAGE	
 Apple Inc.	DRAWING NUMBER
	SIZE D
	REVISION 20.0.0
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH  PAGE 95 OF 110  SHEET

This image shows a full-page view of a document template, likely for technical drawing or engineering. The page features a large central rectangular area defined by a double-line border. This area is overlaid with a grid of thin lines. At the top and bottom of the page, there are horizontal bars divided into eight equal segments, each containing a number from 1 to 8, increasing from right to left. On the left and right sides of the page, there are vertical bars divided into four equal segments, each containing a letter from A to D, increasing from bottom to top. In the bottom-right corner of the central area, there is a small rectangular box containing a header section with the title "BLANK PAGE" and the Apple Inc. logo. Below the header is a "NOTICE OF PROPRIETARY PROPERTY:" section with several lines of fine print regarding confidentiality and reproduction rights. To the right of the notice, there are fields for "DRAWING NUMBER", "REVISION", "BRANCH", "PAGE", and "SHEET". The current values shown are "D" for drawing number, "20.0.0" for revision, and "96 OF 110" for the page number.

PAGE TITLE	
BLANK PAGE	
 Apple Inc.	DRAWING NUMBER
	SIZE D
	REVISION 20.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRAINCH  PAGE 97 OF 110  SHEET









	8	7	6	5	4	3	2	1																								
D	PCI-Express																															
	<table><tr><th>PHYSICAL_RULE_SET</th><th>LAYER</th><th>ALLOW ROUTE ON LAYER?</th><th>MINIMUM LINE WIDTH</th><th>MINIMUM NECK WIDTH</th><th>MAXIMUM NECK LENGTH</th><th>DIFFPAIR PRIMARY GAP</th><th>DIFFPAIR NECK GAP</th></tr><tr><td>PCIE_90D</td><td>*</td><td>=90_OHM_DIFF</td><td>=90_OHM_DIFF</td><td>=90_OHM_DIFF</td><td>=90_OHM_DIFF</td><td>=90_OHM_DIFF</td><td>=90_OHM_DIFF</td></tr><tr><td>CLK_PCIE_100D</td><td>*</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td></tr></table>								PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	CLK_PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																								
	PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF																								
	CLK_PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF																								
	<table><tr><th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE SPACING</th><th>WEIGHT</th></tr><tr><td>PCIE</td><td>*</td><td>=3X_DIELECTRIC</td><td>?</td></tr><tr><td>CLK_PCIE</td><td>*</td><td>0.5 MM</td><td>?</td></tr><tr><td>MCP_PEX_COMP</td><td>*</td><td>0.2 MM</td><td>?</td></tr></table>								SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	PCIE	*	=3X_DIELECTRIC	?	CLK_PCIE	*	0.5 MM	?	MCP_PEX_COMP	*	0.2 MM	?								
	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																												
	PCIE	*	=3X_DIELECTRIC	?																												
	CLK_PCIE	*	0.5 MM	?																												
	MCP_PEX_COMP	*	0.2 MM	?																												
SATA Interface Constraints																																
<table><tr><th>PHYSICAL_RULE_SET</th><th>LAYER</th><th>ALLOW ROUTE ON LAYER?</th><th>MINIMUM LINE WIDTH</th><th>MINIMUM NECK WIDTH</th><th>MAXIMUM NECK LENGTH</th><th>DIFFPAIR PRIMARY GAP</th><th>DIFFPAIR NECK GAP</th></tr><tr><td>SATA_100D</td><td>*</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td></tr></table>								PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	SATA_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF									
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																									
SATA_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF																									
<table><tr><th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE SPACING</th><th>WEIGHT</th></tr><tr><td>SATA</td><td>*</td><td>=4X_DIELECTRIC</td><td>?</td></tr><tr><td>SATA_TERM</td><td>*</td><td>0.2 MM</td><td>?</td></tr></table>								SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SATA	*	=4X_DIELECTRIC	?	SATA_TERM	*	0.2 MM	?													
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																													
SATA	*	=4X_DIELECTRIC	?																													
SATA_TERM	*	0.2 MM	?																													
SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.7.1.																																
C																																
B																																
A																																
	8	7	6	5	4	3	2	1																								

ELECTRICAL_CONSTRAINT_SET		NET_TYPE	
	PHYSICAL	SPACING	
PCIE GRAPHICS			
□	PCIE_90D	PCIE	PEG_R2D_C_P<15..0> 9 86
□	PCIE_90D	PCIE	PEG_R2D_C_N<15..0> 9 86
□	PCIE_90D	PCIE	PEG_D2R_P<15..0> 9 86
□	PCIE_90D	PCIE	PEG_D2R_N<15..0> 9 86
□	PCIE_90D	PCIE	MXM_PCIE_R2D_P<15..0> 84 86
□	PCIE_90D	PCIE	MXM_PCIE_R2D_N<15..0> 84 86
□	PCIE_90D	PCIE	MXM_PCIE_D2R_P<15..0> 84 86
□	PCIE_90D	PCIE	MXM_PCIE_D2R_N<15..0> 84 86
PCIE I/O			
□	PCIE_90D	PCIE	PCIE_MINI_R2D_P 34
□	PCIE_90D	PCIE	PCIE_MINI_R2D_N 34
□	PCIE_90D	PCIE	PCIE_MINI_R2D_C_P 17 34
□	PCIE_90D	PCIE	PCIE_MINI_R2D_C_N 17 34
□	PCIE_90D	PCIE	PCIE_MINI_R2D_L_P 34
□	PCIE_90D	PCIE	PCIE_MINI_R2D_L_N 34
□	PCIE_90D	PCIE	PCIE_MINI_D2R_P 17 34
□	PCIE_90D	PCIE	PCIE_MINI_D2R_N 17 34
□	PCIE_90D	PCIE	PCIE_FW_R2D_P 41
□	PCIE_90D	PCIE	PCIE_FW_R2D_N 41
□	PCIE_90D	PCIE	PCIE_FW_R2D_C_P 17 41
□	PCIE_90D	PCIE	PCIE_FW_R2D_C_N 17 41
□	PCIE_90D	PCIE	PCIE_FW_D2R_P 17 41
□	PCIE_90D	PCIE	PCIE_FW_D2R_N 17 41
□	PCIE_90D	PCIE	PCIE_FW_D2R_C_P 41
□	PCIE_90D	PCIE	PCIE_FW_D2R_C_N 41
PCIE REF CLOCKS			
□	CLK_PCIE_100D	CLK_PCIE	GPU_CLK100M_PCIE_P 9 87
□	CLK_PCIE_100D	CLK_PCIE	GPU_CLK100M_PCIE_N 9 87
□	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_P 17 34
□	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_N 17 34
□	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_CON_P 34
□	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_CON_N 34
□	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FW_P 17 41
□	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FW_N 17 41
SATA			
□	SATA_100D	SATA	SATA_HDD_R2D_C_P 20 45
□	SATA_100D	SATA	SATA_HDD_R2D_C_N 20 45
□	SATA_100D	SATA	SATA_HDD_R2D_P 45 110
□	SATA_100D	SATA	SATA_HDD_R2D_N 45 110
□	SATA_100D	SATA	SATA_HDD_D2R_P 20 45
□	SATA_100D	SATA	SATA_HDD_D2R_N 20 45
□	SATA_100D	SATA	SATA_HDD_D2R_C_P 45 110
□	SATA_100D	SATA	SATA_HDD_D2R_C_N 45 110
□	SATA_100D	SATA	SATA_ODD_R2D_C_P 20 45
□	SATA_100D	SATA	SATA_ODD_R2D_C_N 20 45
□	SATA_100D	SATA	SATA_ODD_R2D_P 45 110
□	SATA_100D	SATA	SATA_ODD_R2D_N 45 110
□	SATA_100D	SATA	SATA_ODD_D2R_P 20 45
□	SATA_100D	SATA	SATA_ODD_D2R_N 20 45
□	SATA_100D	SATA	SATA_ODD_D2R_C_P 45 110
□	SATA_100D	SATA	SATA_ODD_D2R_C_N 45 110
□	MCP_50S	SATA_TERM	MCP_SATA_TERM 20
MISC			
□	MCP_50S	MCP_PEX_COMP	MCP_PEX_CLK_COMP 17
□	MCP_PV_COMP	MCP_PEX_COMP	MCP_IFFAB_RSET 18 26
□	MCP_50S	MCP_PEX_COMP	MCP_IFFAB_VPROBE 18 26
□			PM_SLP_S3_L 9 21
□			PM_SLP_S4_L 21 70

MCP Constraints 1

Apple Inc.

DRAWING NUMBER

20.0.0

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

BRANCH


PAGE

SHEET

102 OF 110

	8	7	6	5	4	3	2	1
--	---	---	---	---	---	---	---	---

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
PCIe GRAPHICS				
	PCIE_90D	PCIE	PEG R2D C P<15..0>	9 86
	PCIE_90D	PCIE	PEG R2D C N<15..0>	9 86
	PCIE_90D	PCIE	PEG D2R P<15..0>	9 86
	PCIE_90D	PCIE	PEG D2R N<15..0>	9 86
	PCIE_90D	PCIE	MXM PCIE R2D P<15..0>	84 86
	PCIE_90D	PCIE	MXM PCIE R2D N<15..0>	84 86
	PCIE_90D	PCIE	MXM PCIE D2R P<15..0>	84 86
	PCIE_90D	PCIE	MXM PCIE D2R N<15..0>	84 86
PCIe I/O				
	PCIE_90D	PCIE	PCIE MINI R2D P	34
	PCIE_90D	PCIE	PCIE MINI R2D N	34
	PCIE_90D	PCIE	PCIE MINI R2D C P	17 34
	PCIE_90D	PCIE	PCIE MINI R2D C N	17 34
	PCIE_90D	PCIE	PCIE MINI R2D L P	34
	PCIE_90D	PCIE	PCIE MINI R2D L N	34
	PCIE_90D	PCIE	PCIE MINI D2R P	17 34
	PCIE_90D	PCIE	PCIE MINI D2R N	17 34
	PCIE_90D	PCIE	PCIE FW R2D P	41
	PCIE_90D	PCIE	PCIE FW R2D N	41
	PCIE_90D	PCIE	PCIE FW R2D C P	17 41
	PCIE_90D	PCIE	PCIE FW R2D C N	17 41
	PCIE_90D	PCIE	PCIE FW D2R P	17 41
	PCIE_90D	PCIE	PCIE FW D2R N	17 41
	PCIE_90D	PCIE	PCIE FW D2R C P	41
	PCIE_90D	PCIE	PCIE FW D2R C N	41
PCIe REF CLOCKS				
	CLK_PCIE_100D	CLK_PCIE	GPU CLK100M PCIE P	9 87
	CLK_PCIE_100D	CLK_PCIE	GPU CLK100M PCIE N	9 87
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI P	17 34
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI N	17 34
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI CON P	34
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI CON N	34
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FW P	17 41
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FW N	17 41
SATA				
	SATA_100D	SATA	SATA HDD R2D C P	20 45
	SATA_100D	SATA	SATA HDD R2D C N	20 45
	SATA_100D	SATA	SATA HDD R2D P	45 110
	SATA_100D	SATA	SATA HDD R2D N	45 110
	SATA_100D	SATA	SATA HDD D2R P	20 45
	SATA_100D	SATA	SATA HDD D2R N	20 45
	SATA_100D	SATA	SATA HDD D2R C P	45 110
	SATA_100D	SATA	SATA HDD D2R C N	45 110
	SATA_100D	SATA	SATA ODD R2D C P	20 45
	SATA_100D	SATA	SATA ODD R2D C N	20 45
	SATA_100D	SATA	SATA ODD R2D P	45 110
	SATA_100D	SATA	SATA ODD R2D N	45 110
	SATA_100D	SATA	SATA ODD D2R P	20 45
	SATA_100D	SATA	SATA ODD D2R N	20 45
	SATA_100D	SATA	SATA ODD D2R C P	45 110
	SATA_100D	SATA	SATA ODD D2R C N	45 110
	MCP_50S	SATA_TERM	MCP SATA_TERM	20
MISC				
	MCP_50S	MCP_PEX_COMP	MCP_PEX_CLK_COMP	17
	MCP_FW_COMP	MCP_PEX_COMP	MCP_IFPAB_RSET	18 26
	MCP_50S	MCP_PEX_COMP	MCP_IFPAB_VPROBE	18 26
			PM_SLP_S3_L	9 21
			PM_SLP_S4_L	21 70

PAGE TITLE			
MCP Constraints 1			
 Apple Inc.	DRAWING NUMBER	SIZE	
	REVISION	D	
NOTICE OF PROPRIETARY PROPERTY:		20.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		102 OF 110	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED			



<

## MCP RGMII (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	=STANDARD	0.2 MM	0.2 MM	=STANDARD	=STANDARD	=STANDARD
ENET_MII_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	= 3:1_SPACING	?
ENET_MII	*	0.3 MM	?

SOURCE: MCP73 Interface DG (DG-02974-001\_v01), Sections 2.7.2 & 2.7.4


## RTL8211CLGR (ETHERNET PHY) CONSTRAINTS


[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	0.6 MM	?

SOURCE: MCP73 Interface DG (DG-02974-001\_v01), Section 2.7.4




ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
		MCP_MII_COMP		MCP_MII_COMP_VDD 18
		MCP_MII_COMP		MCP_MII_COMP_GND 18
		ENET_MII_55S	MCP_BUF0_CLK	MCP_CLK25M BUF0_R 18 38
		ENET_MII_55S	MCP_BUF0_CLK	RTL8211_CLK25M CKXTAL1 37 38
		ENET_MII_55S	ENET_MII	ENET_MDIO 18 37
		ENET_MII_55S	ENET_MII	ENET_MDC 18 37
		ENET_MII_55S	ENET_MII	ENET_CLK125M_RXCLK 18 37
		ENET_MII_55S	ENET_MII	ENET_CLK125M_RXCLK_R 18 37
		ENET_MII_55S	ENET_MII	ENET_RXD<0> 37 37
		ENET_MII_55S	ENET_MII	ENET_RXD_R<0> 37 37
		ENET_MII_55S	ENET_MII	ENET_RXD<3..1> 18 37
		ENET_MII_55S	ENET_MII	ENET_RXD_R<3..1> 37 37
		ENET_MII_55S	ENET_MII	ENET_RX_CTRL 18 37
		ENET_MII_55S	ENET_MII	ENET_RXCTL_R 37 37
		ENET_MII_55S	ENET_MII	ENET_CLK125M_TXCLK 18 37
		ENET_MII_55S	ENET_MII	ENET_TXD<0> 18 37
		ENET_MII_55S	ENET_MII	ENET_TXD<3..1> 18 37
		ENET_MII_55S	ENET_MII	ENET_TX_CTRL 18 37
		ENET_MDI_100D	ENET_MDI	ENET_MDI_P<3..0> 37 39
		ENET_MDI_100D	ENET_MDI	ENET_MDI_N<3..0> 37 39
		ENET_MDI_100D	ENET_MDI	ENET_MDI_T_P<3..0> 39 39
		ENET_MDI_100D	ENET_MDI	ENET_MDI_T_N<3..0> 39 39

PAGE TITLE		DRAWING NUMBER		SIZE	
Ethernet Constraints				D	
 Apple Inc.		REVISION		20.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		104 OF 110	
I I TO RETAIN THIS DOCUMENT IN CONFIDENCE		SHEET			
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					







	8	7	6	5	4	3	2	1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																												
D	<table><tr><th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE SPACING</th><th>WEIGHT</th></tr><tr><td>GND</td><td>*</td><td>=STANDARD</td><td>?</td></tr><tr><td>PPDDR_MEM</td><td>*</td><td>=STANDARD</td><td>?</td></tr></table> <table><tr><th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE SPACING</th><th>WEIGHT</th></tr><tr><td>GND_P2MM</td><td>*</td><td>0.20 MM</td><td>1000</td></tr><tr><td>PWR_P2MM</td><td>*</td><td>0.20 MM</td><td>1000</td></tr></table> <table><tr><th>NET_SPACING_TYPE1</th><th>NET_SPACING_TYPE2</th><th>AREA_TYPE</th><th>SPACING_RULE_SET</th></tr><tr><td>MEM_CLK</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr><tr><td>MEM_CMD</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr><tr><td>MEM_CTRL</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr><tr><td>MEM_DATA</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr><tr><td>MEM_DQS</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr><tr><td>MEM_CLK</td><td>PPDDR_MEM</td><td>*</td><td>PWR_P2MM</td></tr><tr><td>MEM_CMD</td><td>PPDDR_MEM</td><td>*</td><td>PWR_P2MM</td></tr><tr><td>MEM_CTRL</td><td>PPDDR_MEM</td><td>*</td><td>PWR_P2MM</td></tr><tr><td>MEM_DATA</td><td>PPDDR_MEM</td><td>*</td><td>PWR_P2MM</td></tr><tr><td>MEM_DQS</td><td>PPDDR_MEM</td><td>*</td><td>PWR_P2MM</td></tr></table> <table><tr><th>NET_SPACING_TYPE1</th><th>NET_SPACING_TYPE2</th><th>AREA_TYPE</th><th>SPACING_RULE_SET</th></tr><tr><td>CLK_PCIE</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr><tr><td>PCIE</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr><tr><td>SATA</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr><tr><td>USB</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr></table> <table><tr><th>NET_SPACING_TYPE1</th><th>NET_SPACING_TYPE2</th><th>AREA_TYPE</th><th>SPACING_RULE_SET</th></tr><tr><td>CLK_FSB</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr><tr><td>CPU_COMP</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr><tr><td>CPU_GTLREF</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr><tr><td>CPU_VCCSENSE</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr><tr><td>FSB_DSTB</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr></table>				SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	GND	*	=STANDARD	?	PPDDR_MEM	*	=STANDARD	?	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	GND_P2MM	*	0.20 MM	1000	PWR_P2MM	*	0.20 MM	1000	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	MEM_CLK	GND	*	GND_P2MM	MEM_CMD	GND	*	GND_P2MM	MEM_CTRL	GND	*	GND_P2MM	MEM_DATA	GND	*	GND_P2MM	MEM_DQS	GND	*	GND_P2MM	MEM_CLK	PPDDR_MEM	*	PWR_P2MM	MEM_CMD	PPDDR_MEM	*	PWR_P2MM	MEM_CTRL	PPDDR_MEM	*	PWR_P2MM	MEM_DATA	PPDDR_MEM	*	PWR_P2MM	MEM_DQS	PPDDR_MEM	*	PWR_P2MM	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	CLK_PCIE	GND	*	GND_P2MM	PCIE	GND	*	GND_P2MM	SATA	GND	*	GND_P2MM	USB	GND	*	GND_P2MM	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	CLK_FSB	GND	*	GND_P2MM	CPU_COMP	GND	*	GND_P2MM	CPU_GTLREF	GND	*	GND_P2MM	CPU_VCCSENSE	GND	*	GND_P2MM	FSB_DSTB	GND	*	GND_P2MM	C	<table><tr><th>NET_SPACING_TYPE1</th><th>NET_SPACING_TYPE2</th><th>AREA_TYPE</th><th>SPACING_RULE_SET</th></tr><tr><td>THERMAL</td><td>*</td><td>*</td><td>4:1_SPACING</td></tr><tr><td>SWITCHNODE</td><td>*</td><td>*</td><td>SWITCHNODE</td></tr><tr><td>THERMAL</td><td>PWR</td><td>*</td><td>PWR_P2MM</td></tr><tr><td>THERMAL</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr><tr><td>AUDIO</td><td>*</td><td>*</td><td>AUDIO</td></tr></table> <table><tr><th>NET_PHYSICAL_TYPE</th><th>AREA_TYPE</th><th>PHYSICAL_RULE_SET</th></tr><tr><td>THERM_DIFF</td><td>*</td><td>1:1_DIFFPAIR</td></tr><tr><td>SNS_DIFF</td><td>*</td><td>1:1_DIFFPAIR</td></tr></table> <table><tr><th>PHYSICAL_RULE_SET</th><th>LAYER</th><th>ALLOW ROUTE ON LAYER?</th><th>MINIMUM LINE WIDTH</th><th>MINIMUM NECK WIDTH</th><th>MAXIMUM NECK LENGTH</th><th>DIFFPAIR PRIMARY GAP</th><th>DIFFPAIR NECK GAP</th></tr><tr><td>MEM_40S OVERRIDE</td><td>TOP</td><td>OVERRIDE</td><td>OVERRIDE</td><td>0.1 MM OVERRIDE</td><td>600 MIL OVERRIDE</td><td>OVERRIDE</td><td>OVERRIDE</td></tr><tr><td>MEM_40S_VDD OVERRIDE</td><td>TOP</td><td>OVERRIDE</td><td>OVERRIDE</td><td>0.1 MM OVERRIDE</td><td>600 MIL OVERRIDE</td><td>OVERRIDE</td><td>OVERRIDE</td></tr><tr><td>MEM_70D OVERRIDE</td><td>TOP</td><td>OVERRIDE</td><td>OVERRIDE</td><td>0.1 MM OVERRIDE</td><td>600 MIL OVERRIDE</td><td>OVERRIDE</td><td>OVERRIDE</td></tr><tr><td>PCIE_90D OVERRIDE</td><td>TOP</td><td>OVERRIDE</td><td>OVERRIDE</td><td>OVERRIDE</td><td>500 MIL OVERRIDE</td><td>OVERRIDE</td><td>OVERRIDE</td></tr><tr><td>USB_90D OVERRIDE</td><td>TOP</td><td>OVERRIDE</td><td>OVERRIDE</td><td>OVERRIDE</td><td>500 MIL OVERRIDE</td><td>OVERRIDE</td><td>OVERRIDE</td></tr><tr><td>MCP_DV_COMP OVERRIDE</td><td>TOP</td><td>OVERRIDE</td><td>OVERRIDE</td><td>0.1 MM OVERRIDE</td><td>500 MIL OVERRIDE</td><td>OVERRIDE</td><td>OVERRIDE</td></tr><tr><td>MCP_MEM_COMP OVERRIDE</td><td>TOP</td><td>OVERRIDE</td><td>OVERRIDE</td><td>0.1 MM OVERRIDE</td><td>500 MIL OVERRIDE</td><td>OVERRIDE</td><td>OVERRIDE</td></tr><tr><td>MCP_MII_COMP OVERRIDE</td><td>TOP</td><td>OVERRIDE</td><td>OVERRIDE</td><td>0.1 MM OVERRIDE</td><td>500 MIL OVERRIDE</td><td>OVERRIDE</td><td>OVERRIDE</td></tr><tr><td>MCP_USB_SBIA5 OVERRIDE</td><td>TOP</td><td>OVERRIDE</td><td>OVERRIDE</td><td>0.1 MM OVERRIDE</td><td>500 MIL OVERRIDE</td><td>OVERRIDE</td><td>OVERRIDE</td></tr><tr><td>MCP_DV_COMP OVERRIDE</td><td>*</td><td>OVERRIDE</td><td>OVERRIDE</td><td>0.25 MM OVERRIDE</td><td>250 MIL OVERRIDE</td><td>OVERRIDE</td><td>OVERRIDE</td></tr><tr><td>CPU_27#4S OVERRIDE</td><td>BOTTOM</td><td>OVERRIDE</td><td>OVERRIDE</td><td>0.23 MM OVERRIDE</td><td>100 MIL OVERRIDE</td><td>OVERRIDE</td><td>OVERRIDE</td></tr></table>				NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	THERMAL	*	*	4:1_SPACING	SWITCHNODE	*	*	SWITCHNODE	THERMAL	PWR	*	PWR_P2MM	THERMAL	GND	*	GND_P2MM	AUDIO	*	*	AUDIO	NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET	THERM_DIFF	*	1:1_DIFFPAIR	SNS_DIFF	*	1:1_DIFFPAIR	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	MEM_40S OVERRIDE	TOP	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	600 MIL OVERRIDE	OVERRIDE	OVERRIDE	MEM_40S_VDD OVERRIDE	TOP	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	600 MIL OVERRIDE	OVERRIDE	OVERRIDE	MEM_70D OVERRIDE	TOP	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	600 MIL OVERRIDE	OVERRIDE	OVERRIDE	PCIE_90D OVERRIDE	TOP	OVERRIDE	OVERRIDE	OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE	USB_90D OVERRIDE	TOP	OVERRIDE	OVERRIDE	OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE	MCP_DV_COMP OVERRIDE	TOP	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE	MCP_MEM_COMP OVERRIDE	TOP	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE	MCP_MII_COMP OVERRIDE	TOP	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE	MCP_USB_SBIA5 OVERRIDE	TOP	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE	MCP_DV_COMP OVERRIDE	*	OVERRIDE	OVERRIDE	0.25 MM OVERRIDE	250 MIL OVERRIDE	OVERRIDE	OVERRIDE	CPU_27#4S OVERRIDE	BOTTOM	OVERRIDE	OVERRIDE	0.23 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE	B	<table><tr><th>NET_TYPE</th><th>ELECTRICAL_CONSTRAINT_SET</th><th>PHYSICAL</th><th>SPACING</th></tr><tr><td></td><td></td><td></td><td>=PP1V5_S3 MEM A</td></tr><tr><td></td><td></td><td></td><td>=PP1V5_S3 MEM B</td></tr><tr><td></td><td></td><td></td><td>VR_CPU_SW1</td></tr><tr><td></td><td></td><td></td><td>VR_CPU_SW2</td></tr><tr><td></td><td></td><td></td><td>VR_CPU_SW3</td></tr><tr><td></td><td></td><td></td><td>1V8_SW</td></tr><tr><td></td><td></td><td></td><td>1V1S5_SW</td></tr><tr><td></td><td></td><td></td><td>PVTT50 PHASE</td></tr><tr><td></td><td></td><td></td><td>3V3S5_SW</td></tr><tr><td></td><td></td><td></td><td>5V53_SW</td></tr><tr><td></td><td></td><td></td><td>MCPCORE50 PHASE</td></tr><tr><td></td><td></td><td>THERM_DIFF</td><td>SNS_T_DP1 DN6</td></tr><tr><td></td><td></td><td>THERM_DIFF</td><td>SNS_T DN1 DP6</td></tr><tr><td></td><td></td><td>THERM_DIFF</td><td>SNS_T_DP2 DN3</td></tr><tr><td></td><td></td><td>THERM_DIFF</td><td>SNS_T DN2 DP3</td></tr><tr><td></td><td></td><td>THERM_DIFF</td><td>CPU_THERMD_P</td></tr><tr><td></td><td></td><td>THERM_DIFF</td><td>CPU_THERMD_N</td></tr><tr><td></td><td></td><td>THERM_DIFF</td><td>SNS_T_DP4 DN5</td></tr><tr><td></td><td></td><td>THERM_DIFF</td><td>SNS_T DN4 DP5</td></tr><tr><td></td><td></td><td>THERM_DIFF</td><td>MCP_THMDIODE_P</td></tr><tr><td></td><td></td><td>THERM_DIFF</td><td>MCP_THMDIODE_N</td></tr><tr><td></td><td></td><td>THERM_DIFF</td><td>MXM_PWRSRC SENSOR P</td></tr><tr><td></td><td></td><td>THERM_DIFF</td><td>MXM_PWRSRC SENSOR N</td></tr><tr><td></td><td></td><td>THERM_DIFF</td><td>SENSE 1V5_S0_P</td></tr><tr><td></td><td></td><td>THERM_DIFF</td><td>SENSE 1V5_S0_N</td></tr><tr><td></td><td></td><td>THERM_DIFF</td><td>SNS_LCD_P</td></tr><tr><td></td><td></td><td>THERM_DIFF</td><td>SNS_LCD_N</td></tr><tr><td></td><td></td><td>THERM_DIFF</td><td>SNS_ODD_P</td></tr><tr><td></td><td></td><td>THERM_DIFF</td><td>SNS_ODD_N</td></tr><tr><td></td><td></td><td>THERM_DIFF</td><td>SNS_CPU_H_P</td></tr><tr><td></td><td></td><td>THERM_DIFF</td><td>SNS_CPU_H_N</td></tr><tr><td></td><td></td><td>THERM_DIFF</td><td>SNS_MCP_P</td></tr><tr><td></td><td></td><td>THERM_DIFF</td><td>SNS_MCP_N</td></tr><tr><td></td><td></td><td>THERM_DIFF</td><td>SNS_AMB_P</td></tr><tr><td></td><td></td><td>THERM_DIFF</td><td>SNS_AMB_N</td></tr><tr><td></td><td></td><td>THERM_DIFF</td><td>SNS_MXM_P</td></tr><tr><td></td><td></td><td>THERM_DIFF</td><td>SNS_MXM_N</td></tr><tr><td></td><td></td><td>SNS_DIFF</td><td>VR_CPU_ISNS1_P</td></tr><tr><td></td><td></td><td>SNS_DIFF</td><td>VR_CPU_ISNS1_N</td></tr><tr><td></td><td></td><td>SNS_DIFF</td><td>VR_CPU_ISNS1_R_P</td></tr><tr><td></td><td></td><td>SNS_DIFF</td><td>VR_CPU_ISNS1_R_N</td></tr><tr><td></td><td></td><td>SNS_DIFF</td><td>VR_CPU_ISNS2_P</td></tr><tr><td></td><td></td><td>SNS_DIFF</td><td>VR_CPU_ISNS2_N</td></tr><tr><td></td><td></td><td>SNS_DIFF</td><td>VR_CPU_ISNS2_R_P</td></tr><tr><td></td><td></td><td>SNS_DIFF</td><td>VR_CPU_ISNS2_R_N</td></tr><tr><td></td><td></td><td>SNS_DIFF</td><td>VR_CPU_ISNS3_P</td></tr><tr><td></td><td></td><td>SNS_DIFF</td><td>VR_CPU_ISNS3_N</td></tr><tr><td></td><td></td><td>SNS_DIFF</td><td>VR_CPU_ISNS3_R_P</td></tr><tr><td></td><td></td><td>SNS_DIFF</td><td>VR_CPU_ISNS3_R_N</td></tr><tr><td></td><td></td><td>THERMAL</td><td>SMC_CPU_ISENSE</td></tr><tr><td></td><td></td><td>THERMAL</td><td>VR_CPU_IOUT</td></tr><tr><td></td><td></td><td>THERMAL</td><td>VR_ISNS_CPU_P</td></tr><tr><td></td><td></td><td>THERMAL</td><td>VR_ISNS_CPU_N</td></tr><tr><td></td><td></td><td>THERMAL</td><td>SNS_PS_CPU_ISNS</td></tr><tr><td></td><td></td><td>THERMAL</td><td>SMC_CPU_VSENSE</td></tr><tr><td></td><td></td><td>THERMAL</td><td>CPU_VCC_SENSE</td></tr><tr><td></td><td></td><td>THERMAL</td><td>SMC_GPU_VSENSE</td></tr><tr><td></td><td></td><td>THERMAL</td><td>SMC_GPU_ISENSE</td></tr><tr><td></td><td></td><td>THERMAL</td><td>SMC_1V5_S0_ISENSE</td></tr><tr><td></td><td></td><td>THERMAL</td><td>SMC_1V5_S0_ISENSE_R</td></tr><tr><td></td><td></td><td>THERMAL</td><td>SMC_1V5_S0_VSENSE</td></tr><tr><td></td><td></td><td>THERMAL</td><td>SMC_MCP_CORE_ISENSE</td></tr><tr><td></td><td></td><td>THERMAL</td><td>SMC_MCP_CORE_VSENSE</td></tr><tr><td></td><td></td><td>THERMAL</td><td>MCPCORE50_IMON</td></tr><tr><td></td><td></td><td>THERMAL</td><td>CPU_PECI_L</td></tr><tr><td></td><td></td><td>THERMAL</td><td>SMB_PECI_L</td></tr><tr><td></td><td></td><td>THERMAL</td><td>CPU_PECI_MCP</td></tr><tr><td></td><td></td><td>THERMAL</td><td>HDD_OOB_TEMP_FILT</td></tr><tr><td></td><td></td><td>THERMAL</td><td>HDD_OOB_TEMP</td></tr><tr><td></td><td></td><td>THERMAL</td><td>HDD_OOB_TEMP_R</td></tr><tr><td></td><td></td><td>THERMAL</td><td>SMC_HDD_OOB_TEMP</td></tr></table>				NET_TYPE	ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING				=PP1V5_S3 MEM A				=PP1V5_S3 MEM B				VR_CPU_SW1				VR_CPU_SW2				VR_CPU_SW3				1V8_SW				1V1S5_SW				PVTT50 PHASE				3V3S5_SW				5V53_SW				MCPCORE50 PHASE			THERM_DIFF	SNS_T_DP1 DN6			THERM_DIFF	SNS_T DN1 DP6			THERM_DIFF	SNS_T_DP2 DN3			THERM_DIFF	SNS_T DN2 DP3			THERM_DIFF	CPU_THERMD_P			THERM_DIFF	CPU_THERMD_N			THERM_DIFF	SNS_T_DP4 DN5			THERM_DIFF	SNS_T DN4 DP5			THERM_DIFF	MCP_THMDIODE_P			THERM_DIFF	MCP_THMDIODE_N			THERM_DIFF	MXM_PWRSRC SENSOR P			THERM_DIFF	MXM_PWRSRC SENSOR N			THERM_DIFF	SENSE 1V5_S0_P			THERM_DIFF	SENSE 1V5_S0_N			THERM_DIFF	SNS_LCD_P			THERM_DIFF	SNS_LCD_N			THERM_DIFF	SNS_ODD_P			THERM_DIFF	SNS_ODD_N			THERM_DIFF	SNS_CPU_H_P			THERM_DIFF	SNS_CPU_H_N			THERM_DIFF	SNS_MCP_P			THERM_DIFF	SNS_MCP_N			THERM_DIFF	SNS_AMB_P			THERM_DIFF	SNS_AMB_N			THERM_DIFF	SNS_MXM_P			THERM_DIFF	SNS_MXM_N			SNS_DIFF	VR_CPU_ISNS1_P			SNS_DIFF	VR_CPU_ISNS1_N			SNS_DIFF	VR_CPU_ISNS1_R_P			SNS_DIFF	VR_CPU_ISNS1_R_N			SNS_DIFF	VR_CPU_ISNS2_P			SNS_DIFF	VR_CPU_ISNS2_N			SNS_DIFF	VR_CPU_ISNS2_R_P			SNS_DIFF	VR_CPU_ISNS2_R_N			SNS_DIFF	VR_CPU_ISNS3_P			SNS_DIFF	VR_CPU_ISNS3_N			SNS_DIFF	VR_CPU_ISNS3_R_P			SNS_DIFF	VR_CPU_ISNS3_R_N			THERMAL	SMC_CPU_ISENSE			THERMAL	VR_CPU_IOUT			THERMAL	VR_ISNS_CPU_P			THERMAL	VR_ISNS_CPU_N			THERMAL	SNS_PS_CPU_ISNS			THERMAL	SMC_CPU_VSENSE			THERMAL	CPU_VCC_SENSE			THERMAL	SMC_GPU_VSENSE			THERMAL	SMC_GPU_ISENSE			THERMAL	SMC_1V5_S0_ISENSE			THERMAL	SMC_1V5_S0_ISENSE_R			THERMAL	SMC_1V5_S0_VSENSE			THERMAL	SMC_MCP_CORE_ISENSE			THERMAL	SMC_MCP_CORE_VSENSE			THERMAL	MCPCORE50_IMON			THERMAL	CPU_PECI_L			THERMAL	SMB_PECI_L			THERMAL	CPU_PECI_MCP			THERMAL	HDD_OOB_TEMP_FILT			THERMAL	HDD_OOB_TEMP			THERMAL	HDD_OOB_TEMP_R			THERMAL	SMC_HDD_OOB_TEMP	A	<table><tr><td colspan="4">SPECIFIC CONSTRAINTS</td></tr><tr><td colspan="2"> Apple Inc.</td><td>DRAWING NUMBER</td><td>SHEET</td></tr><tr><td colspan="2">NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED</td><td>REVISION</td><td>108 OF 110</td></tr><tr><td colspan="2"></td><td>BRANCH</td><td>SHEET</td></tr></table>				SPECIFIC CONSTRAINTS				 Apple Inc.		DRAWING NUMBER	SHEET	NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	108 OF 110			BRANCH	SHEET
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
GND	*	=STANDARD	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
PPDDR_MEM	*	=STANDARD	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
GND_P2MM	*	0.20 MM	1000																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
PWR_P2MM	*	0.20 MM	1000																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
MEM_CLK	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
MEM_CMD	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
MEM_CTRL	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
MEM_DATA	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
MEM_DQS	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
MEM_CLK	PPDDR_MEM	*	PWR_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
MEM_CMD	PPDDR_MEM	*	PWR_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
MEM_CTRL	PPDDR_MEM	*	PWR_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
MEM_DATA	PPDDR_MEM	*	PWR_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
MEM_DQS	PPDDR_MEM	*	PWR_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
CLK_PCIE	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
PCIE	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
SATA	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
USB	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
CLK_FSB	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
CPU_COMP	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
CPU_GTLREF	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
CPU_VCCSENSE	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
FSB_DSTB	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
THERMAL	*	*	4:1_SPACING																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
SWITCHNODE	*	*	SWITCHNODE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
THERMAL	PWR	*	PWR_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
THERMAL	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
AUDIO	*	*	AUDIO																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
THERM_DIFF	*	1:1_DIFFPAIR																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
SNS_DIFF	*	1:1_DIFFPAIR																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_40S OVERRIDE	TOP	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	600 MIL OVERRIDE	OVERRIDE	OVERRIDE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_40S_VDD OVERRIDE	TOP	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	600 MIL OVERRIDE	OVERRIDE	OVERRIDE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_70D OVERRIDE	TOP	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	600 MIL OVERRIDE	OVERRIDE	OVERRIDE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
PCIE_90D OVERRIDE	TOP	OVERRIDE	OVERRIDE	OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
USB_90D OVERRIDE	TOP	OVERRIDE	OVERRIDE	OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MCP_DV_COMP OVERRIDE	TOP	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MCP_MEM_COMP OVERRIDE	TOP	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MCP_MII_COMP OVERRIDE	TOP	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MCP_USB_SBIA5 OVERRIDE	TOP	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MCP_DV_COMP OVERRIDE	*	OVERRIDE	OVERRIDE	0.25 MM OVERRIDE	250 MIL OVERRIDE	OVERRIDE	OVERRIDE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
CPU_27#4S OVERRIDE	BOTTOM	OVERRIDE	OVERRIDE	0.23 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
NET_TYPE	ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
			=PP1V5_S3 MEM A																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
			=PP1V5_S3 MEM B																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
			VR_CPU_SW1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
			VR_CPU_SW2																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
			VR_CPU_SW3																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
			1V8_SW																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
			1V1S5_SW																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
			PVTT50 PHASE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
			3V3S5_SW																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
			5V53_SW																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
			MCPCORE50 PHASE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERM_DIFF	SNS_T_DP1 DN6																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERM_DIFF	SNS_T DN1 DP6																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERM_DIFF	SNS_T_DP2 DN3																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERM_DIFF	SNS_T DN2 DP3																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERM_DIFF	CPU_THERMD_P																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERM_DIFF	CPU_THERMD_N																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERM_DIFF	SNS_T_DP4 DN5																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERM_DIFF	SNS_T DN4 DP5																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERM_DIFF	MCP_THMDIODE_P																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERM_DIFF	MCP_THMDIODE_N																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERM_DIFF	MXM_PWRSRC SENSOR P																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERM_DIFF	MXM_PWRSRC SENSOR N																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERM_DIFF	SENSE 1V5_S0_P																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERM_DIFF	SENSE 1V5_S0_N																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERM_DIFF	SNS_LCD_P																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERM_DIFF	SNS_LCD_N																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERM_DIFF	SNS_ODD_P																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERM_DIFF	SNS_ODD_N																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERM_DIFF	SNS_CPU_H_P																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERM_DIFF	SNS_CPU_H_N																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERM_DIFF	SNS_MCP_P																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERM_DIFF	SNS_MCP_N																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERM_DIFF	SNS_AMB_P																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERM_DIFF	SNS_AMB_N																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERM_DIFF	SNS_MXM_P																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERM_DIFF	SNS_MXM_N																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		SNS_DIFF	VR_CPU_ISNS1_P																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		SNS_DIFF	VR_CPU_ISNS1_N																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		SNS_DIFF	VR_CPU_ISNS1_R_P																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		SNS_DIFF	VR_CPU_ISNS1_R_N																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		SNS_DIFF	VR_CPU_ISNS2_P																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		SNS_DIFF	VR_CPU_ISNS2_N																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		SNS_DIFF	VR_CPU_ISNS2_R_P																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		SNS_DIFF	VR_CPU_ISNS2_R_N																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		SNS_DIFF	VR_CPU_ISNS3_P																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		SNS_DIFF	VR_CPU_ISNS3_N																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		SNS_DIFF	VR_CPU_ISNS3_R_P																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		SNS_DIFF	VR_CPU_ISNS3_R_N																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERMAL	SMC_CPU_ISENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERMAL	VR_CPU_IOUT																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERMAL	VR_ISNS_CPU_P																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERMAL	VR_ISNS_CPU_N																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERMAL	SNS_PS_CPU_ISNS																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERMAL	SMC_CPU_VSENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERMAL	CPU_VCC_SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERMAL	SMC_GPU_VSENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERMAL	SMC_GPU_ISENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERMAL	SMC_1V5_S0_ISENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERMAL	SMC_1V5_S0_ISENSE_R																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERMAL	SMC_1V5_S0_VSENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERMAL	SMC_MCP_CORE_ISENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERMAL	SMC_MCP_CORE_VSENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERMAL	MCPCORE50_IMON																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERMAL	CPU_PECI_L																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERMAL	SMB_PECI_L																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERMAL	CPU_PECI_MCP																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERMAL	HDD_OOB_TEMP_FILT																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERMAL	HDD_OOB_TEMP																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERMAL	HDD_OOB_TEMP_R																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		THERMAL	SMC_HDD_OOB_TEMP																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
SPECIFIC CONSTRAINTS																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
 Apple Inc.		DRAWING NUMBER	SHEET																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	108 OF 110																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
		BRANCH	SHEET																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
	8	7	6	5	4	3	2	1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																												



