


8		7		6		5		4		3		2		1					
1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.														REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.																		DATE	DATE
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.																			
M42B MLB SCHEMATIC																			
10/2/2007																			
Page (.csa) Contents DRI Sync Date														Page (.csa) Contents DRI Sync Date		EE DRIS:			
1 1 Table of Contents RX N/A N/A														49 62 TEMPERATURE SENSE RX ENET 11/09/2005		RX-RAYMOND XU			
2 2 SYSTEM BLOCK DIAGRAM RX MASTER 5/23/05														50 63 SPI BOOTROM ES MASTER 5/23/05		DK-DINESH KUMAR			
3 3 Power Block Diagram MK POWER 06/30/2005														51 65 Fan MK ENET 11/10/2005		RC-RAY CHANG			
4 4 CONFIGURATION OPTIONS RX SMC 07/18/2005														52 66 SMS RX SMC 08/23/2005		MK-MARC KLINGELHOFFER			
5 5 FUNC TEST 1 OF 2 RX TP 07/25/2005														53 67 TPM DK SMC 07/18/2005		LT-LAWRENCE TAN			
6 6 SIGNAL ALIAS /RESET RX ENET 08/19/2005														54 68 AUDIO: CODEC DK M42AUDIO 08/05/2006		LD-LINDA DUNN			
7 7 CPU 1 OF 2-FSB RX MASTER 05/03/2005														55 72 AUDIO: SPEAKER AMP DK M42AUDIO 08/05/2006					
8 8 CPU 2 OF 2-PWR/GND MK MASTER 05/03/2005														56 73 AUDIO: JACK DK M42AUDIO 08/05/2006					
9 9 CPU DECAPS & VID<> MK SMC 08/19/2005														57 74 AUDIO: JACK TRANSLATORS MK M42AUDIO 08/05/2006					
10 10 CPU MISC1-TEMP SENSOR ES ENET 08/19/2005														58 75 IMVP6 CPU VCore Regulator MK POWER 07/13/2005					
11 11 CPU ITP700FLEX DEBUG RX MASTER 5/23/05														59 76 5V / 3.3V Power Supply MK POWER 07/13/2005					
12 12 NB CPU Interface MK NB 07/25/2005														60 77 2.5V/1.2V Regulator MK ENET 12/06/2005					
13 13 NB PEG / Video Interfaces DK NB 07/25/2005														61 78 1.8V Supply MK POWER 07/13/2005					
14 14 NB Misc Interfaces RX NB 08/15/2005														62 79 1.5V / 1.05V Power Supply MK POWER 07/13/2005					
15 15 NB DDR2 Interfaces LT NB 07/25/2005														63 80 S3/S0 FETS, G3H SUPPLY MK ENET 08/30/2005					
16 16 NB Power 1 DK NB 07/25/2005														64 81 Power Conn / Alias MK ENET 11/16/2005					
17 17 NB Power 2 DK NB 07/25/2005														65 82 DC-In & Battery Connectors MK POWER 07/13/2005					
18 18 NB Grounds DK NB 07/25/2005														66 83 PBUS Supply/Battery Charger ES SMC 08/19/2005					
19 19 NB (GM) Decoupling DK NB 06/22/2005														67 94 INVERTER,LVDS,TMDS DK GRAPHIC 06/06/2005					
20 20 NB Config Straps DK NB 06/28/2005														68 95 EXTERNAL TMDS DK GRAPHIC 06/06/2005					
21 21 RX SB 08/05/2005														69 98 MINI-DVI CONNECTOR EUGENE 05/21/05					
22 22 RX ENET 11/16/2005																			
23 23 RX ENET 11/28/2005																			
24 24 RX SB 08/05/2005																			
25 25 RX SB 06/28/2005																			
26 26 SB Misc RX NB 07/26/2005																			
27 27 M42 SMBUS CONNECTIONS ES ENET 08/30/2005																			
28 28 DDR2 SO-DIMM Connector A LT MEMORY 06/20/2005																			
29 29 DDR2 SO-DIMM Connector B LT MEMORY 06/20/2005																			
30 30 Memory Active Termination LT MEMORY 06/20/2005																			
31 31 Memory Vtt Supply LT (MASTER) (MASTER)																			
32 32 CLOCKS DK CLOCK 06/03/2005																			
33 33 CLOCK TERMINATION DK CLOCK 06/06/2005																			
34 38 PATA CONNECTOR ES ENET 11/01/2005																			
35 39 SATA CONNECTOR ES ENET 11/14/2005																			
36 41 ETHERNET CONTROLLER ES ENET 12/06/2005																			
37 42 ETHERNET CONNECTOR ES ENET 11/14/2005																			
38 44 FIREWIRE CONTROLLER ES ENET 08/30/2005																			
39 45 FIREWIRE PORT ES ENET 11/16/2005																			
40 49 CONNECTOR MISC ES ENET 11/16/2005																			
41 51 IR CONTROLLER ES ENET 11/09/2005																			
42 52 ES ENET 11/01/2005																			
43 53 ES ENET 08/19/2005																			
44 54 BLUETOOTH INTERFACE MK ENET 08/29/2005																			
45 58 SMC MK SMC 08/18/2005																			
46 59 SMC SUPPORT LD SMC 08/23/2005																			
47 60 LPC+ Debug Connector MK NB 06/30/2005																			
48 61 CPU Current & Voltage Sense ES ENET 08/30/2005																			



SYSTEM BLOCK DIAGRAM

SYNC_MASTER=MASTER

SYNC_DATE=5/23/05


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIGNAL DELAY TIME

IMVP_VR_ON	99ms
SOPWRGD_OK	200ms
VR_PWRGOOD_DELAY	7ms

POWER ON SEQUENCE LIST

PWR/RST STATUS	STEP
G3H POWER ON	01-04
S5 POWER ON	01,05-09
S3 POWER ON	10-13
S0 SYSTEM POWER ON	14-18
S0 CPU POWER ON	17,19-24
PLATFORM,CPU RESET	25-27

STEP 06 (S5 POWER STATUS) TRUTH TABLE

NO AC/BATTERY	L(S5 OFF)
BATTERY ONLY	L(S5 OFF)
ACIN WITH/WITHOUT BATTERY	H(S5 ON)
BATTERY ONLY,PRESS PWR BUTTON	H(S5 ON)

Power Block Diagram

SYNC_MASTER=POWER SYNC_DATE=06/30/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	D	DRAWING NUMBER	051-7370	REV.	C
SCALE	NONE	SHT	3	OF	98

8

7

6

5

4

3

2

1

Page Notes

Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

BOM OPTION

BOMOPTION	M42A GOOD ST MICRO 630-7795 EVT	M42A BETTER ST MICRO 630-7796 EVT	M42A BEST KIONIX 630-7799 EVT	M42A GOOD KIONIX 630-7798 EVT	M42A BETTER KIONIX 630-7736 EVT	M42A BEST ST MICRO 630-7797 EVT
1V51V05S0_CONT						
1V51V05S0_SKIP	V	V	V	V	V	V
5V3V3S3_CONT						
5V3V3S3_SKIP	V	V	V	V	V	V
ACCEL_KIONIX			V	V	V	
ACCEL_ST	V	V				V
INVERTER_BUF	V	V	V	V	V	V
INVERTER_UNBUF						
ITP						
LEMENU	V	V	V	V	V	V
MEMVIT_EN_PU	V	V	V	V	V	V
NBCFG_DMI_REVERSE						
NBCFG_DMI_X2						
NBCFG_DYN_ODT_DISABLE						
NBCFG_PEG_REVERSE						
NBCFG_SDVO_AND_PCIE						
NBCFG_VCC_1V5						
NO_REBOOT_MODE						
USB_C_OC_PU	V	V	V	V	V	V
USB_D_OC_PU	V	V	V	V	V	V
USB_E_OC_PU	V	V	V	V	V	V
GOOD	V			V		
BETTER		V			V	
BEST			V			V
M42A_PGM	V	V	V	V	V	V
ONEWIRE_PULLUP	V	V	V	V	V	V
ONEWIRE_PULLUP_OLD						
ONEWIRE_PU_PROT	V	V	V	V	V	V
ONEWIRE_PU_ACOK						
ONEWIRE_PWRCTL	V	V	V	V	V	V
ONEWIRE_ALWAYSON						
3V3_IND_2MM8	V	V	V	V	V	V
3V3_IND_3MM						
NORMAL	V	V		V	V	
FANCY			V			V
STANDOFF	V	V	V	V	V	V
FET_FDN6296	V	V	V	V	V	V
FET_STL8NH3LL						
GOOD-ST	V					
BETTER-ST		V				
BEST-KIONIX			V			
GOOD-KIONIX				V		
BETTER-KIONIX					V	
BEST-ST						V
TPM						
PVT-DIMM						
POST-RAMP-DIMM35	V	V	V	V	V	V
M42A	V	V	V	V	V	V
M42B	V	V	V	V	V	V

BOARD STACK-UP AND CONSTRUCTION

Top

SIGNAL

2

GROUND

3

SIGNAL(High Speed)

4

SIGNAL(High Speed)

5

GROUND

6

POWER

7

POWER

8

GROUND

9

SIGNAL(High Speed)

10

SIGNAL(High Speed)

11

GROUND

BOTTOM

SIGNAL

MLB STACKUP

LAYER	THICKNESS (MM)	TRACE WIDTH (MM)
CONFORMAL_COAT	0.018	
L1 SIGNAL(TOP)	0.047	0.1
L1-L2	0.07	
L2 GROUND	0.014	---
L2-L3	0.076	
L3 SIGNAL	0.014	0.079
L3-L4	0.156	
L4 SIGNAL	0.014	0.079
L4-L5	0.076	
L5 GND	0.014	---
L5-L6	0.07	
L6 POWER	0.031	---
L6-L7	0.076	
L7 POWER	0.031	---
L7-L8	0.07	
L8 GROUND	0.014	---
L8-L9	0.076	
L9 SIGNAL	0.014	0.1
L9-L10	0.156	
L10 SIGNAL	0.014	0.1
L10-L11	0.076	
L11 GROUND	0.014	0.1
L11-L12	0.07	
L12 SIGNAL(BOTTOM)	0.047	0.1
CONFORMAL_COAT	0.018	
TOTAL	1.276	---

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
337S3389	1	IC, MEMOM, CPU 2.00HZ, 479 PGA	U0700	GOOD
337S3391	1	IC, MEMOM, CPU 2.16GHZ, 479 PGA	U0700	BETTER
337S3391	1	IC, MEMOM, CPU 2.16GHZ, 479 PGA	U0700	BEST

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
338S0268	1	IC, FW32306, 1394A LINK, BGA, 129P	U4400	LEMENU
338S0270	1	IC, 88E8053, GIGABIT ENET XCVR, 64P QFN, NO	U4101	LEMENU
359S0109	1	IC, SLOBLP436, CLOCK GEN, 68PIN QFN	U3301	LEMENU

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S2132	1	IC, 16MBIT 8-PIN SPI SERIAL FLASH, 8028	U6301	M42A_PGM
341S1797	1	IC, EEPROM, SERIAL IIC, 8KBIT, S08	U4102	M42A_PGM
341S2133	1	IC, SMC, 176P BGA, H58/2116	U5800	M42A_PGM
341S1890	1	IC, PSOC-W/USB, 56P, MLP, CY8C24794	U5100	M42A_PGM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
826-4393	1	LBL, P/N LABEL, PCB, 28MMX6MM	EEE:YCN	CRITICAL	BEST-KIONIX
826-4393	1	LBL, P/N LABEL, PCB, 28MMX6MM	EEE:YCM	CRITICAL	BETTER-KIONIX
826-4393	1	LBL, P/N LABEL, PCB, 28MMX6MM	EEE:YCL	CRITICAL	GOOD-KIONIX

Schematic / PCB #'s

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
051-7370	1	SCHEM, M42B, MLB	SCH	
820-2213	1	PCBF, M42B, MLB	PCB	

CONFIGURATION OPTIONS

SYNC_MASTER=SMC

SYNC_DATE=07/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

D

051-7370

C

SCALE

NONE

SHT

4

OF


98




D

B

A



(2 PCS ON NORTH SIDE
2 PCS ON SOUTH SIDE)



# ALL PROCESSOR DEFAULT VCORE FOR INITIAL POWER UP IS 1.2V	CPU DECAPS & VI
# TWO PROCESSORS AT THE SAME FREQUENCY MAY HAVE DIFFERENT SETTING	
# WITH THE VID RANGE(VCORE VOLTAGE)!	
# REFER TO YONAH PROCESSOR EMTS REV 1.0	
# VCCHFM: VCORE AT HIGHEST FREQUENCY MODE	
# VCCLFM: VCORE AT LOWEST FREQUENCY MODE	

UNIT: VD

R0921~R0927 FOR CPU VOLTAGE MANUAL SETTING

A

D

C

B

A

D

C

B


A

www.laptop-schematics.com

www.laptop-schematics.com


www.laptop-schematics.com

CPU ITP700FLEX DEBUG SUPPORT



ITP TCK SIGNAL LAYOUT NOTE:
ROUTE THE TCK SIGNAL FROM ITP700FLEX CONNECTOR'S TCK PIN TO CPU'S
TCK PIN AND THEN FORK BACK FROM CPU TCK PIN AND ROUTE BACK TO ITP700FLEX
CONNECTOR'S FBO PIN.

CPU ITP700FLEX DEBUG		
SYNC_MASTER=MASTER		SYNC_DATE=5/23/05
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
APPLE INC.	SIZE	DRAWING NUMBER
	D	051-7370
SCALE	NONE	REV. C
	SHT 11	OF 98



NB CPU Interface

SYNC_MASTER=NB SYNC_DATE=07/25/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7370	C
SCALE	SHT		
	NONE 12 OF 98		

D

C

B

A

D

C

B

A

LVDS Disable

Can leave all signals NC if LVDS is not implemented
Tie VCC_TXLVDS and VCCA_LVDS to GND. If SDVO is used
VCCD_LVDS must remain powered with proper decoupling.
Otherwise, tie VCCD_LVDS to GND also.

TV-Out Signal Usage:

Composite: DACA only
S-Video: DACB & DACC only
Component: DACA, DACB & DACC


Unused DAC outputs must remain powered, but can omit
filtering components. Unused DAC outputs should
connect to GND through 75-ohm resistors.

TV-Out Disable

Tie DACx_OUT, IRTNx, and IREF to 1.5V power rail.
Tie VCCD_TVDAC, VCCD_QTVDAC, VCCA_TVDACx, and
VCCA_TVBG to 1.5V power rail. Tie VSSA_TVBG to GND.

CRT Disable

Tie R/R#/G/G#/B/B# and IREF to VCC Core rail, tie
HSYNC and VSYNC to GND. Tie VCCA_CRTDAC to VCC Core
rail, and tie VSSA_CRTDAC and VCC_SYNC to GND.



SDVO Alternate Function

SDVO_TVCLKIN#
SDVO_INT#
SDVO_FLDSTALL#

SDVO_TVCLKIN
SDVO_INT
SDVO_FLDSTALL

SDVOB_RED#
SDVOB_GREEN#
SDVOB_BLUE#
SDVOB_CLKN
SDVOC_RED#
SDVOC_GREEN#
SDVOC_BLUE#
SDVOC_CLKN

SDVOB_RED
SDVOB_GREEN
SDVOB_BLUE
SDVOB_CLKP
SDVOC_RED
SDVOC_GREEN
SDVOC_BLUE
SDVOC_CLKP

NB PEG / Video Interfaces

SYNC_MASTER=NB

SYNC_DATE=07/25/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7370

REV.

C

SCALE


NONE

SHT

13

OF

98



NB Misc Interfaces

SYNC_MASTER=NB SYNC_DATE=08/15/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7370	C
SCALE	SHT	OF
NONE	14	98



NB DDR2 Interfaces

SYNC_MASTER=NB SYNC_DATE=07/25/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



NB Power 1

SYNC_MASTER=NB SYNC_DATE=07/25/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7370	C
SCALE	SHT OF		
	NONE	16	98



NB Power 2

SYNC_MASTER=NB SYNC_DATE=07/25/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7370	C
SCALE		SHT	OF
NONE		17	98







	AC '07	INTEL HIGH DEFINITION AUDIO
ACZ_BIT_CLK	INTERNAL 20K PD ENABLED WHEN - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR - BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED	INTERNAL 20K PD ONLY ENABLED IN S3COLD
ACZ_RST#		NONE
ACZ_SDIN[0-2]	INTERNAL 20K PD	INTERNAL 20K PD
ACZ_SDOUT	INTERNAL 20K PD ENABLED DURING RESET AND WHEN - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR - BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED	INTERNAL 20K PD ENABLED WHEN - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR - BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED
ACZ_SYNC		INTERNAL 20K PD

SB: 1 OF 4

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	D	DRAWING NUMBER	051-7370	REV.	C
SCALE	NONE	SHT	21	OF	98






NOTE FOR GPIO25:
- HAS INTERNAL 20K PU, ENABLED DURING RSMRST# AND DISABLED WITHIN 100MS AFTER RSMRST# DEASSERTS
- CAN NOT BE LOW FOR 35US AFTER RSMRST# ON BOOT (DMI AC COUPLING MODE STRAP)

NOTE:
SV_SET_UP IS LINDACARD DETECT
HI = PRESENT
LO = NOT PRESENT

LAYOUT NOTE:
PLACE R2306-14 WHERE PHYSICALLY ACCESSIBLE





R2312,R2315 and R2389 close to SB

SB: 3 OF 4

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7370	C
SCALE		SHT	OF
NONE		23	98





SB: 4 OF 4

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7370	C
SCALE	SHT	OF
NONE	25	98

D

C

B



A

D


C

B

A



SB RTC Crystal Circuit




This part is never stuffed, it provides a set of pads on the board to short or to solder a reset button.


Silk: "SYS RST"

Platform Reset Connections


Unbuffered



Buffered




Gated



Initial resistor values are based on CRB, but may change after characterization.

SB Misc	
SYNC_MASTER=NB	SYNC_DATE=07/26/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7370	C
SCALE		SHT	OF
NONE		26	98



M42 SMBUS CONNECTIONS

SYNC_MASTER=ENET SYNC_DATE=08/30/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7370	C
SCALE		SHT	OF
NONE		27	98



DDR2 VRef

One 0.1uF per connector



Yellow uses 10K divider and TLV2463 to drive MCH and DIMM connectors. (See Capell Valley pg 47)

Page Notes

Power aliases required by this page:

=PP1V8_S3_MEM

=PPSPD_S0_MEM (2.5V - 3.3V)

Signal aliases required by this page:

=I2C_MEM_SCL


=I2C_MEM_SDA

BOM options provided by this page:

(NONE)

DDR2 Bypass Caps

(For return current)



The 4.7uF and 1.0uF caps can be changed to 5x 2.2uF caps, when they get cheaper.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
516-0149	1	CONN_200P STD SODIMM OLD REV	J2801	CRITICAL	FVT-DIMM
516-0154	1	CONN_200P STD SODIMM NEW REV 3.5	J2801	CRITICAL	POST-RAMP-DIMM35

DDR2 SO-DIMM Connector A

SYNC_MASTER=MEMORY

SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.



Memory Active Termination

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7370	C
SCALE		SHT	OF
NONE		30	98

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---


```
- =PP5V_S0_MEMVTT
- =PP1V8_S0_MEMVTT
- =PP0V9_S0_MEMVTT_LDO
```

(NONE)

(NONE)

DDR2 Vtt Regulator

If power inputs are not S0,
MEMVTT_EN can be used to
disable MEMVTT in sleep.



NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


III NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

D	051-7370	C
---	----------	---

NONE	31	98
------	----	----

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



FCTSEL1	FCTSEL0	PIN 6	PIN 7	PIN 10	PIN 11
0	0	DOT96T	DOT96C	100MT_SST	100MC_SST
0	1	DOT96T	DOT96C	SRCT0	SRCC0
1	0	27M NON SPREAD	27M SPREAD	SRCT0	SRCC0
1	1	OFF LOW	TBD	SRCT0	SRCC0

* FOR INT. GRAPHIC SYSTEM

* FOR EXT. GRAPHIC SYSTEM

CLOCKS

SYNC_MASTER=CLOCK

SYNC_DATE=06/03/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D


DRAWING NUMBER 051-7370

REV. C

SCALE NONE

SHT 33

OF 98



8 7 6 5 4 3 2 1

D

C

B

A

D

C

B

A

8 7 6 5 4 3 2 1

SET FCTSEL0,FCTSEL1 TO 00
EVEN THESE TWO PINS INTERNAL PULL DOWN,
CYPRESS RECOMMAND TO ADD EXTERNAL PULLS,

NOSTUFF R3450,R3451,R3453 FOR MANUAL CPU FREQUENCY

	FS_C	FS_B	FS_A	CPU
	1	0	1	100M
	0	0	1	133M
#	0	1	1	166M
	0	1	0	200M


NAPA PLATFORM ONLY SUPPORT 133M/166M CPU SPEED, M42 133MHZ

CLOCK TERMINATION

SYNC_MASTER=CLOCK SYNC_DATE=06/06/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7370	C
SCALE	SHT	OF
NONE	34	98

D

C

B


A

D

C

B

A



PATA CONNECTOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7370	C
SCALE	SHT	OF
NONE	38	98



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
155S0227	155S0164	?	L3901, L3902	KEEP MAG LAYER IN BOM

SATA CONNECTOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7370	C
SCALE	SHT	OF
NONE	39	98



ETHERNET CONTROLLER

SYNC_MASTER=ENET

SYNC_DATE=12/06/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7370	C
SCALE		SHT	OF
NONE		41	98


```

INPUT
-PP3V3_S0_FW - 3.3V POWER FOR FIREWIRE (MOBILE: OFF DURING SLEEP)
-PP3V3_S0_PCI - 3.3V POWER FOR PCI FIREWIRE (MOBILE: OFF DURING SLEEP)
PCI_GNT3_L - PCI GRANT FROM SB
PCI_CLK_FW - NEED TO REFERENCE TO ALIAS PAGE
PCI_RST_L - PCI RESET FROM SB
FW_PCO - FIREWIRE POWER CLASS IDENTIFIER

```

```

PCI_AD<0..31>, PCI_C_BE_L<0..3>, PCI_FRAME_L, PCI_IRDY_L, PCI_TRDY_L,
PCI_DEVSSEL_L, PCI_STOP_L, PCI_PAR, PCI_PERR_L, PCI_SERR_L
FW_A_TPA_P/N, FW_A_TPB_P/N, FW_A_TPBAS - PORT 0 FIREWIRE DIFF PAIRS
FW_B_TPA_P/N, FW_B_TPB_P/N, FW_B_TPBAS - PORT 1 FIREWIRE DIFF PAIRS
FW_C_TPA_P/N, FW_C_TPB_P/N, FW_C_TPBAS - PORT 2 FIREWIRE DIFF PAIRS

```

```


PCI_REQ3_L - PCI REQUEST TO SB
PM_CLKRUN_L - CLOCK-RUN PCI PROTOCOL
INT_PIRQD_L - INTERRUPT TO SB
PCI_PME_FW_L - DEDICATED PME FOR FIREWIRE (SB GPIO1)

```

```

5/19/2005 - FIRST REVISION OF PAGE
6/20/2005 - BGA VERSION OF FW323-06 ADDED
6/21/2005 - CHANGED INT* TO INT PIROD L (PER ARCHITECTURAL DEFINITION)
6/21/2005 - CHANGED INT* TO INT PIROD R (PER ARCHITECTURAL DEFINITION)
6/21/2005 - CHANGED RO2GNT TO RO3/GNT3 (PER ARCHITECTURAL DEFINITION)
6/21/2005 - CHANGED RO2GNT TO RO3/GNT3 (PER ARCHITECTURAL DEFINITION)
6/22/2005 - ADDED S10K PULL-DOWN ON RST* AND REMOVED CONNECTION TO PLT_RST_L
6/22/2005 - ADDED S10K PULL-DOWN ON RST* AND REMOVED CONNECTION TO PLT_RST_L
6/22/2005 - REMOVED CONSTRAINT SETS AS THEY WILL BE MANAGED ON BOARD SIDE
6/22/2005 - REMOVED C4421 REDUNDANT
6/22/2005 - REMOVED C4421 REDUNDANT
6/22/2005 - REMOVED C4421 REDUNDANT
7/26/2005 - CONNECTED PIN E10 TO GND

```



SYNC_MASTER=ENET SYNC_DATE=08/30/2005


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	CRED	DEBATE/NO DEBATE
1	1	1
2	1	1
3	1	1
4	1	1
5	1	1
6	1	1
7	1	1
8	1	1
9	1	1
10	1	1
11	1	1
12	1	1
13	1	1
14	1	1
15	1	1
16	1	1
17	1	1
18	1	1
19	1	1
20	1	1
21	1	1
22	1	1
23	1	1
24	1	1
25	1	1
26	1	1
27	1	1
28	1	1
29	1	1
30	1	1
31	1	1
32	1	1
33	1	1
34	1	1
35	1	1
36	1	1
37	1	1
38	1	1
39	1	1
40	1	1
41	1	1
42	1	1
43	1	1
44	1	1
45	1	1
46	1	1
47	1	1
48	1	1
49	1	1
50	1	1
51	1	1
52	1	1
53	1	1
54	1	1
55	1	1
56	1	1
57	1	1
58	1	1
59	1	1
60	1	1
61	1	1
62	1	1
63	1	1
64	1	1
65	1	1
66	1	1
67	1	1
68	1	1
69	1	1
70	1	1
71	1	1
72	1	1
73	1	1
74	1	1
75	1	1
76	1	1
77	1	1
78	1	1
79	1	1
80	1	1
81	1	1
82	1	1
83	1	1
84	1	1
85	1	1
86	1	1
87	1	1
88	1	1
89	1	1
90	1	1
91	1	1
92	1	1
93	1	1
94	1	1
95	1	1
96	1	1
97	1	1
98	1	1
99	1	1
100	1	1




SIZE	DRAWING NUMBER	REV.
------	----------------	------

D 051-737

D		
---	--	--

SCALE	SHT	OF
-------	-----	----



Page Notes

INPUT:
=PPBUS_S5_FWPWRSM_F
=PP3V3_S5_FW - DIGITAL POWER
=GND_CHASSIS_FW_PORT0 - CHASSIS GROUND
=FWPWR_PWRON - ADDITIONAL POWER CONTROL

INPUT/OUTPUT:
FW_TPA0_P/N,FW_TPB0_P/N,FW_TPBIA0 - FIREWIRE DIFF PAIRS

OUTPUT:
FW_PC0 - POWER CLASS IDENTIFIER (SINGLE PORT - TIE LOW)


PAGE HISTORY

5/19/05 - INITIAL REVISION
6/22/05 - CHANGED DIFF PAIR NAMES TO MATCH REUSE
6/22/05 - REMOVED CONSTRAINTS BECAUSE USING ALLEGRO CONST MANAGER
6/22/05 - CONNECTED FW_PC0 FOR SINGLE PORT
7/26/05 - UPDATED LATE-VG POWER SAIL CIRCUIT FROM M1
7/26/05 - CHANGED CONNECTOR PORT NAMING TO PORT0
7/26/05 - SWITCHED TO 514-0124 FOR FIRE-PROT0 CONNECTOR
7/26/05 - REMOVED R4520 - IT HASN'T BEEN STUFFED FOR MANY PRODUCTS
7/26/05 - CHANGED FL4590 TO 1.1A VERSION
7/26/05 - REMOVED ETHERNET LOW-POWER MODE CIRCUIT
7/26/05 - UPDATED SIGNAL NAMES FOR FW PORT POWER ENABLE

1394b implementation based on Apple
FireWire Design Guide (FWDG 0.6, 5/14/03)

PORT POWER CLASS

0 FOR SINGLE PORT
1 FOR DUAL PORT



IF =FWPWR_PWRON IS NC!
ENABLES PORT POWER WHEN MACHINE IS RUNNING
OR ON AC
IF =FWPWR_PWRON LOW WHEN OFF!
ENABLES PORT POWER WHEN MACHINE IS RUNNING
OR ON AC AND NOT SHUTDOWN


602 =FWPWR_PWRON

65C3 46B3 45D5 SC1


Enables port power whenever
machine AC Adapter is plugged
or system at run state with battery only

[LATE VG NOTES]


CURRENT THROUGH THE BIAS RESISTOR SHOULD BE 5MA FOR A VOLTAGE DROP TO 2.2V
IT IS 2.2V INSTEAD OF 2.7V BECAUSE THE SNAPBACK ESD DIODES HAVE A 0.5V DROP



LATE-VG PROTECTION POWER



"Snapback" & "Late VG" Protection



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0359	1	CONN,6P 1394A RCPT,MIDPLANE,M03,LF	J4500	CRITICAL	NORMAL
514-0316	1	CONN,6P 1394A RCPT,MIDPLANE,BLACK,LF	J4500	CRITICAL	FANCY

PORT 0

1394A
OMIT
CRITICAL
J4500
1394A
F-RT-TH1

6 < TPO (TPA+)
5 < TPO# (TPA-)
4 < TPI (TPB+)
3 < TPI# (TPB-)

=GND CHASSIS FW UPPER 646
Plexi: 514-0124
Enclosure: 514-0289
=GND CHASSIS FW DOWN 608

FIREWIRE PORT

SYNC_MASTER=ENET SYNC_DATE=11/16/2005


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7370	C
SCALE	SHT	OF
NONE	45	98







AIRPORT CONN


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7370	C
SCALE	SHT	OF
NONE	53	98



BLUEETOOTH INTERFACE

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SCALE
NONE


SIZE
D


DRAWING NUMBER
051-7370

REV.
C

SHT
54

OF
98





SMC Reset Button / Brownout Detect

THESE NEED TO BE PULLED TO THE PROPER RAIL:

SMC 1.05V to 3.3V Level Shifting

Debug Power Button SMC Crystal Circuit

SMC AVREF Supply

SMC G3HOT OSCILLATOR

SMC 3.3V to 1.05V Level Shifting

System (Sleep) LED Circuit

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S1278	353S1381	?	VR5965	TI REF3133

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S0114	1	84.5, 1%, 1/16W, MF-LF, 402	R5950	NORMAL
114S0126	1	115, 1%, 1/16W, MF-LF, 402	R5950	FANCY

SMC SUPPORT

SYNC_MASTER=SMC SYNC_DATE=08/23/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D DRAWING NUMBER 051-7370 REV. C

SCALE NONE SHT 59 OF 98

D

C

B


A

D

C

B

A



LPC+ Debug Connector

SYNC_MASTER=NB SYNC_DATE=06/30/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





APPLE INC.


SIZE	DRAWING NUMBER	REV.
D	051-7370	C
SCALE	SHT	OF
NONE	60	98











PAGE NOTES

INPUT
=PP3V3_S3_SMS - 3.3V POWER FOR SMS (STAYS ALIVE IN SLEEP)
SMS_ONOFF_L - CONNECT TO SMC TO BE ABLE TO PUT SMS INTO LOW-POWER MODE

OUTPUT
SMS_ACC_*_AXIS - ACCELEROMETER OUTPUT TO SCU

PAGE HISTORY

5/19/2005 - FIRST REVISION OF PAGE
7/26/2005 - REMOVED BOM TABLE AND UPDATED SYMBOL TO KXM52-2050
7/26/2005 - CONNECTED PD PIN TO SMC'S SMS_ONOFF_L

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
132S0131	3	0.033UF,10%,16V,402	C6604,C6605,C6606		ACCEL_KIONIX
132S0042	3	0.01UF,10%,16V,402	C6604,C6605,C6606		ACCEL_ST

SMS

SYNC_MASTER=SMC SYNC_DATE=08/23/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7370	REV. C
	SCALE NONE	SHT 66	OF 98



AUDIO: CODEC

SYNC_MASTER=M42AUDIO

SYNC_DATE=08/05/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7370	C
	SCALE	SHT	OF
	NONE	68	98



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
518S0491	518S0332	?	J7302	IMPROVED TWO PIN CONNECTOR

MIC CONNECTOR
APN:514S0392

56B1 MIC LO CONN
56B1 MIC HI CONN
56B1 MIC SHLD CONN

SPEAKER CONNECTOR
APN:518S0332

55C1 SPKRCONN L P OUT
55C1 SPKRCONN L N OUT


NO STUFF
R7380

55B1 SPKRCONN SUB P OUT
55B1 SPKRCONN SUB N OUT
55D1 SPKRCONN R P OUT
55C1 SPKRCONN R N OUT


APN:518S0334

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
518S0486	1	IMPROVED ACES CONNECTOR	J7303	CRITICAL	M42B

AUDIO SHIELD FILL



MIC EMI FILTER



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0409	1	CONN, 3.5MM COMBO AUDIO OUT, RA, M3, LF	J7300	CRITICAL	NORMAL
514-0408	1	CONN, 3.5MM COMBO AUDIO IN, RA, M3, LF	J7350	CRITICAL	NORMAL
514-0411	1	CONN, 3.5MM COMBO AUDIO OUT, RA, BLACK, LF	J7300	CRITICAL	FANCY
514-0410	1	CONN, 3.5MM COMBO AUDIO IN, RA, BLACK, LF	J7350	CRITICAL	FANCY

AUDIO: JACK

SYNC_MASTER=M42AUDIO SYNC_DATE=08/05/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7370	C
SCALE	SHT	OF
NONE	73	98



www.laptop-schematics.com




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS :
128S0093	128S0092	?	C7680,C7640	EXHBT 7520V316M0J6AT65047650
376S0448	376S0445	?	Q7620,Q7621	VISHAY SI7806ADN
376S0448	376S0445	?	Q7660,Q7661	VISHAY SI7806ADN

SYNC_MASTER=POWER	SYNC_DATE=07/13/2005	7
-------------------	----------------------	---

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



D	051-7370	C
---	----------	---

SCALE	SHT	OF
NONE	76	98


YUKON POWER CONTROL




NAME	PM_SLP_S4_L	FWPWR_EN_L	PM_SLP_S3BATT	ENETPWR_EN
LOGIC	S3 S0	~S0 ~SMC_PS_ON		POWER YUKON
S3 ON BATTERY	TRUE (3.3V)	TRUE (PBUS 12.6V)	TRUE (PBUS 12.6V)	FALSE (0V)
S0 OR S3 ON AC	TRUE (3.3V)	FALSE (0V)	FALSE (0V)	TRUE (3.3V)
S5 ON AC	FALSE (0V)	TRUE (PBUS 12.6V)	TRUE (PBUS 12.6V)	FALSE (0V)
S5 ON BATT	FALSE (0V)	FALSE (0V)	TRUE (PBUS 12.6V)	FALSE (0V)

NOTE: IF CHANGE TO STUFFING R7753 THEN ENETPWR_EN IS BUFFERED PM_SLP_S4_L

2.5V REGULATORS



1.2V REGULATOR



2.5V/1.2V Regulator

SYNC_MASTER=ENET

SYNC_DATE=12/06/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7370

REV.

C

SCALE

NONE


SHT

77

OF

98

Timing diagram for the 74VHC04 inverter. The input signal (A) is a square wave with a period of 10 ns and a duty cycle of 50%. The output signal (Y) is an inverted square wave with a period of 10 ns and a duty cycle of 50%. The propagation delay (t_{pd}) is indicated as the time between the input signal crossing 50% and the output signal crossing 50%.



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS :
128S0094	128S0060	?	C7952,C7992	PANASONIC KEFSX0D331ER
128S0095	128S0060	?	C7952,C7992	PANASONIC KEFSX0D331XE


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS :
128S0094	128S0060	?	C7952,C7992	PANASONIC KEFSX0D331ER
128S0095	128S0060	?	C7952,C7992	PANASONIC KEFSX0D331XE

POWER CONTROL SIGNALS





These rails are monitored by LTC2908

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0

5V/3.3V S5 RUN/SS CONTROL




1.5V/1.05V S0 RUN/SS CONTROL




3.425V "G3Hot" SUPPLY

Supply needs to guarantee 3.31V delivered to SMC VRef generator



ALL SYSTEM PWRGD CIRCUIT




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
376S0445	2	FAIRCHILD FDM6296	Q8005,Q8015	FET_FDM6296

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S0448	376S0445	?	Q8005,Q8015	VISHAY SI7806ADN

S3/S0 FETS, G3H SUPPLY


SYNC_MASTER=ENET SYNC_DATE=08/30/2005

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7370	C
SCALE	SHT	OF
NONE	80	98




DC-JACK INTERFACE




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S0466	376S0410	7	Q8250	VISHAY SI4413ADY

BATTERY INTERFACE



LID HALL EFFECT SENSOR



DC-In & Battery Connectors
SYNC_MASTER=POWER SYNC_DATE=07/13/2005

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	D	DRAWING NUMBER	051-7370	REV.	C
	SCALE	NONE	SHT	82	OF	98

D




B

A

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	SHT	OF
-------	-----	----





EXTERNAL TMDs

SYNC_MASTER=GRAPHIC SYNC_DATE=06/06/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

