


8		7		6		5		4		3		2		1			
1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%. 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS. 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.												REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
												B		54147	PRODUCTION RELEASED	10/25/07	07
SCHEM , MLB , MBP17 10/24/2007																	
D 																	

M76 POWER SYSTEM ARCHITECTURE



SIGNAL DELAY TIME

IMVP_VR_ON	99ms
SUPWRGD_OK	200ms
VR_PWRGOOD_DELAY	7ms

POWER ON SEQUENCE LIST

PWR/RST STATUS	STEP
G3H POWER ON	01-04
S5 POWER ON	01,05-09
S3 POWER ON	10-13
S0 SYSTEM POWER ON	14-18
S0 CPU POWER ON	17,19-24
PLATFORM,CPU RESET	25-27

STEP 06 (S5 POWER STATUS) TRUTH TABLE

	L(S5 OFF)	L(S5 ON)
NO AC/BATTERY	L(S5 OFF)	L(S5 OFF)
BATTERY ONLY	L(S5 OFF)	L(S5 OFF)
ACIN WITH/WITHOUT BATTERY	H(S5 ON)	H(S5 ON)
BATTERY ONLY,PRESS PWR BUTTON	H(S5 ON)	H(S5 ON)

Power Block Diagram

SYNC_MASTER=(T9_MLB) SYNC_DATE=08/23/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D DRAWING NUMBER 051-7520 REV. B

SCALE NONE SHT 3 OF 109

D

C

B

A

D

C

B

A

Power Block Diagram

SYNC_MASTER=N/A

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

SCALE	

NONE

SIZE	DRAWING NUMBER
------	----------------

051-7520




SHT


OF


REV.

B

8		7		6		5		4		3		2		1																																																																																																										
D	BOM Variants																																																																																																																							
	<table><tr><td>BOM NUMBER</td><td colspan="4">BOM NAME</td><td colspan="6">BOM OPTIONS</td></tr><tr><td>630-9174</td><td colspan="4">PCBA,G0,2.4GHZ,BTR,VRAM-SAM,MBP17</td><td colspan="6">M76_COMMON,CPU_2_4GHZ,FB_256_SAMSUNG,INV_BYPASS,EEE_ZF7</td></tr><tr><td>630-9173</td><td colspan="4">PCBA,G0,2.4GHZ,BTR,VRAM-HY,MBP17</td><td colspan="6">M76_COMMON,CPU_2_4GHZ,FB_256_HYNIX,INV_BYPASS,EEE_ZF6</td></tr><tr><td>630-9177</td><td colspan="4">PCBA,G0,2.6GHZ,CTO,VRAM-SAM,MBP17</td><td colspan="6">M76_COMMON,CPU_2_6GHZ,FB_256_SAMSUNG,INV_BYPASS,EEE_ZFA</td></tr><tr><td>630-9178</td><td colspan="4">PCBA,G0,2.6GHZ,CTO,VRAM-HY,MBP17</td><td colspan="6">M76_COMMON,CPU_2_6GHZ,FB_256_HYNIX,INV_BYPASS,EEE_ZFB</td></tr></table>															BOM NUMBER	BOM NAME				BOM OPTIONS						630-9174	PCBA,G0,2.4GHZ,BTR,VRAM-SAM,MBP17				M76_COMMON,CPU_2_4GHZ,FB_256_SAMSUNG,INV_BYPASS,EEE_ZF7						630-9173	PCBA,G0,2.4GHZ,BTR,VRAM-HY,MBP17				M76_COMMON,CPU_2_4GHZ,FB_256_HYNIX,INV_BYPASS,EEE_ZF6						630-9177	PCBA,G0,2.6GHZ,CTO,VRAM-SAM,MBP17				M76_COMMON,CPU_2_6GHZ,FB_256_SAMSUNG,INV_BYPASS,EEE_ZFA						630-9178	PCBA,G0,2.6GHZ,CTO,VRAM-HY,MBP17				M76_COMMON,CPU_2_6GHZ,FB_256_HYNIX,INV_BYPASS,EEE_ZFB																																																							
	BOM NUMBER	BOM NAME				BOM OPTIONS																																																																																																																		
	630-9174	PCBA,G0,2.4GHZ,BTR,VRAM-SAM,MBP17				M76_COMMON,CPU_2_4GHZ,FB_256_SAMSUNG,INV_BYPASS,EEE_ZF7																																																																																																																		
630-9173	PCBA,G0,2.4GHZ,BTR,VRAM-HY,MBP17				M76_COMMON,CPU_2_4GHZ,FB_256_HYNIX,INV_BYPASS,EEE_ZF6																																																																																																																			
630-9177	PCBA,G0,2.6GHZ,CTO,VRAM-SAM,MBP17				M76_COMMON,CPU_2_6GHZ,FB_256_SAMSUNG,INV_BYPASS,EEE_ZFA																																																																																																																			
630-9178	PCBA,G0,2.6GHZ,CTO,VRAM-HY,MBP17				M76_COMMON,CPU_2_6GHZ,FB_256_HYNIX,INV_BYPASS,EEE_ZFB																																																																																																																			
	M76 BOM Groups																																																																																																																							
	<table><tr><td>BOM GROUP</td><td colspan="14">BOM OPTIONS</td></tr><tr><td>M76_COMMON</td><td colspan="14">COMMON,ALTERNATE,M76_COMMON1,M76_COMMON2,M76_DEBUG,M76_PROGPARTS,ISL6257H</td></tr><tr><td>M76_COMMON1</td><td colspan="14">EXTGPU_RST_HW,ISL9504B,LVDS_SEL_RESUME,ONEWIRE_PU,CPU_NTC_A,GPU_XW1</td></tr><tr><td>M76_COMMON2</td><td colspan="14">P1V8S3_1V825_GPUPFB,SLG2AP101,SMS_MOT_DIS,YUKON_ULTRA,VGA_TERM_CONN</td></tr><tr><td>M76_CTO</td><td colspan="14">INV_SPLIT,INV_17INCH</td></tr><tr><td>M76_DEBUG</td><td colspan="14">SMC_DEBUG_NO,XDP,LPCPLUS</td></tr><tr><td>M76_PROGPARTS</td><td colspan="14">BOOTROM_PROG,SMC_PROG</td></tr></table>															BOM GROUP	BOM OPTIONS														M76_COMMON	COMMON,ALTERNATE,M76_COMMON1,M76_COMMON2,M76_DEBUG,M76_PROGPARTS,ISL6257H														M76_COMMON1	EXTGPU_RST_HW,ISL9504B,LVDS_SEL_RESUME,ONEWIRE_PU,CPU_NTC_A,GPU_XW1														M76_COMMON2	P1V8S3_1V825_GPUPFB,SLG2AP101,SMS_MOT_DIS,YUKON_ULTRA,VGA_TERM_CONN														M76_CTO	INV_SPLIT,INV_17INCH														M76_DEBUG	SMC_DEBUG_NO,XDP,LPCPLUS														M76_PROGPARTS	BOOTROM_PROG,SMC_PROG													
	BOM GROUP	BOM OPTIONS																																																																																																																						
	M76_COMMON	COMMON,ALTERNATE,M76_COMMON1,M76_COMMON2,M76_DEBUG,M76_PROGPARTS,ISL6257H																																																																																																																						
M76_COMMON1	EXTGPU_RST_HW,ISL9504B,LVDS_SEL_RESUME,ONEWIRE_PU,CPU_NTC_A,GPU_XW1																																																																																																																							
M76_COMMON2	P1V8S3_1V825_GPUPFB,SLG2AP101,SMS_MOT_DIS,YUKON_ULTRA,VGA_TERM_CONN																																																																																																																							
M76_CTO	INV_SPLIT,INV_17INCH																																																																																																																							
M76_DEBUG	SMC_DEBUG_NO,XDP,LPCPLUS																																																																																																																							
M76_PROGPARTS	BOOTROM_PROG,SMC_PROG																																																																																																																							
C	<table><tr><td>BOM GROUP</td><td colspan="14">BOM OPTIONS</td></tr><tr><td>FB_256_SAMSUNG</td><td colspan="14">VRAM_256,VRAM_SAMSUNG,VRAM_256_SAMSUNG</td></tr><tr><td>FB_256_HYNIX</td><td colspan="14">VRAM_256,VRAM_HYNIX,VRAM_256_HYNIX</td></tr></table>															BOM GROUP	BOM OPTIONS														FB_256_SAMSUNG	VRAM_256,VRAM_SAMSUNG,VRAM_256_SAMSUNG														FB_256_HYNIX	VRAM_256,VRAM_HYNIX,VRAM_256_HYNIX																																																																									
	BOM GROUP	BOM OPTIONS																																																																																																																						
	FB_256_SAMSUNG	VRAM_256,VRAM_SAMSUNG,VRAM_256_SAMSUNG																																																																																																																						
	FB_256_HYNIX	VRAM_256,VRAM_HYNIX,VRAM_256_HYNIX																																																																																																																						
Bar Code Labels / EEE #'s																																																																																																																								
<table><tr><td>PART NUMBER</td><td>QTY</td><td>DESCRIPTION</td><td>REFERENCE DES</td><td>CRITICAL</td><td>BOM OPTION</td></tr><tr><td>826-4393</td><td>1</td><td>LBL,P/N LABEL,PCB,28MM X 6 MM</td><td>[EEE:ZF6]</td><td>CRITICAL</td><td>EEE_ZF6</td></tr><tr><td>826-4393</td><td>1</td><td>LBL,P/N LABEL,PCB,28MM X 6 MM</td><td>[EEE:ZF7]</td><td>CRITICAL</td><td>EEE_ZF7</td></tr><tr><td>826-4393</td><td>1</td><td>LBL,P/N LABEL,PCB,28MM X 6 MM</td><td>[EEE:ZFA]</td><td>CRITICAL</td><td>EEE_ZFA</td></tr><tr><td>826-4393</td><td>1</td><td>LBL,P/N LABEL,PCB,28MM X 6 MM</td><td>[EEE:ZFB]</td><td>CRITICAL</td><td>EEE_ZFB</td></tr></table>															PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:ZF6]	CRITICAL	EEE_ZF6	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:ZF7]	CRITICAL	EEE_ZF7	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:ZFA]	CRITICAL	EEE_ZFA	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:ZFB]	CRITICAL	EEE_ZFB																																																																												
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																																																			
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:ZF6]	CRITICAL	EEE_ZF6																																																																																																																			
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:ZF7]	CRITICAL	EEE_ZF7																																																																																																																			
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:ZFA]	CRITICAL	EEE_ZFA																																																																																																																			
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:ZFB]	CRITICAL	EEE_ZFB																																																																																																																			
	Module Parts																																																																																																																							
	<table><tr><td>PART NUMBER</td><td>QTY</td><td>DESCRIPTION</td><td>REFERENCE DES</td><td>CRITICAL</td><td>BOM OPTION</td></tr><tr><td>338S0388</td><td>1</td><td>IC,GPU,NV G84M,BGA</td><td>U8000</td><td>CRITICAL</td><td></td></tr><tr><td>338S0432</td><td>1</td><td>IC,NB,CRESTLINE,GM,C0,PRQ,ROHS-SPECIAL,965PM</td><td>U1400</td><td>CRITICAL</td><td></td></tr><tr><td>338S0434</td><td>1</td><td>IC,SB,ICH8M,B1,PRQ,BGA</td><td>U2300</td><td>CRITICAL</td><td></td></tr><tr><td>353S1461</td><td>1</td><td>IC,ISL9504,SYNC REG CTRL,2PHAS,QFN48,LF</td><td>U7100</td><td>CRITICAL</td><td>ISL9504A</td></tr><tr><td>353S1651</td><td>1</td><td>IC,ISL9504B,2PH IMVP6 REG,PMON,QFN48</td><td>U7100</td><td>CRITICAL</td><td>ISL9504B</td></tr></table>															PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	338S0388	1	IC,GPU,NV G84M,BGA	U8000	CRITICAL		338S0432	1	IC,NB,CRESTLINE,GM,C0,PRQ,ROHS-SPECIAL,965PM	U1400	CRITICAL		338S0434	1	IC,SB,ICH8M,B1,PRQ,BGA	U2300	CRITICAL		353S1461	1	IC,ISL9504,SYNC REG CTRL,2PHAS,QFN48,LF	U7100	CRITICAL	ISL9504A	353S1651	1	IC,ISL9504B,2PH IMVP6 REG,PMON,QFN48	U7100	CRITICAL	ISL9504B																																																																					
	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																																																		
	338S0388	1	IC,GPU,NV G84M,BGA	U8000	CRITICAL																																																																																																																			
338S0432	1	IC,NB,CRESTLINE,GM,C0,PRQ,ROHS-SPECIAL,965PM	U1400	CRITICAL																																																																																																																				
338S0434	1	IC,SB,ICH8M,B1,PRQ,BGA	U2300	CRITICAL																																																																																																																				
353S1461	1	IC,ISL9504,SYNC REG CTRL,2PHAS,QFN48,LF	U7100	CRITICAL	ISL9504A																																																																																																																			
353S1651	1	IC,ISL9504B,2PH IMVP6 REG,PMON,QFN48	U7100	CRITICAL	ISL9504B																																																																																																																			
B	<table><tr><td>359S0127</td><td>1</td><td>IC,68 PIN,CK505,LOW POWER CLOCK GENER</td><td>U2900</td><td>CRITICAL</td><td>SLG8LP537</td></tr><tr><td>359S0130</td><td>1</td><td>IC,SLG2AP101,LN PWR CLK GEN,CK505,QFN68</td><td>U2900</td><td>CRITICAL</td><td>SLG2AP101</td></tr><tr><td>338S0386</td><td>1</td><td>IC,88E8058,GIGABIT ENET XCVR,64P QFN</td><td>U3700</td><td>CRITICAL</td><td></td></tr><tr><td>338S0274</td><td>1</td><td>IC,SMC,HS8/2116</td><td>U4900</td><td>CRITICAL</td><td>SMC_BLANK</td></tr><tr><td>341S2258</td><td>1</td><td>IC,SMC,V1.18F4,M76A</td><td>U4900</td><td>CRITICAL</td><td>SMC_PROG</td></tr><tr><td>335S0384</td><td>1</td><td>IC,16MBIT 8-PIN SPI SERIAL FLASH,SOIC8</td><td>U6100</td><td>CRITICAL</td><td>BOOTROM_BLANK</td></tr><tr><td>341S2243</td><td>1</td><td>IC,EFI ROM,DEVELOPMENT,M75A/M76A</td><td>U6100</td><td>CRITICAL</td><td>BOOTROM_PROG</td></tr></table>															359S0127	1	IC,68 PIN,CK505,LOW POWER CLOCK GENER	U2900	CRITICAL	SLG8LP537	359S0130	1	IC,SLG2AP101,LN PWR CLK GEN,CK505,QFN68	U2900	CRITICAL	SLG2AP101	338S0386	1	IC,88E8058,GIGABIT ENET XCVR,64P QFN	U3700	CRITICAL		338S0274	1	IC,SMC,HS8/2116	U4900	CRITICAL	SMC_BLANK	341S2258	1	IC,SMC,V1.18F4,M76A	U4900	CRITICAL	SMC_PROG	335S0384	1	IC,16MBIT 8-PIN SPI SERIAL FLASH,SOIC8	U6100	CRITICAL	BOOTROM_BLANK	341S2243	1	IC,EFI ROM,DEVELOPMENT,M75A/M76A	U6100	CRITICAL	BOOTROM_PROG																																																															
	359S0127	1	IC,68 PIN,CK505,LOW POWER CLOCK GENER	U2900	CRITICAL	SLG8LP537																																																																																																																		
	359S0130	1	IC,SLG2AP101,LN PWR CLK GEN,CK505,QFN68	U2900	CRITICAL	SLG2AP101																																																																																																																		
	338S0386	1	IC,88E8058,GIGABIT ENET XCVR,64P QFN	U3700	CRITICAL																																																																																																																			
338S0274	1	IC,SMC,HS8/2116	U4900	CRITICAL	SMC_BLANK																																																																																																																			
341S2258	1	IC,SMC,V1.18F4,M76A	U4900	CRITICAL	SMC_PROG																																																																																																																			
335S0384	1	IC,16MBIT 8-PIN SPI SERIAL FLASH,SOIC8	U6100	CRITICAL	BOOTROM_BLANK																																																																																																																			
341S2243	1	IC,EFI ROM,DEVELOPMENT,M75A/M76A	U6100	CRITICAL	BOOTROM_PROG																																																																																																																			
	<table><tr><td>333S0382</td><td>4</td><td>IC,SGRAM,GDDR3,16MX32,700MHZ,136 FBGA</td><td>U8400,U8450,U8500,U8550</td><td>CRITICAL</td><td>VRAM_256_SAMSUNG</td></tr><tr><td>333S0401</td><td>4</td><td>IC,SGRAM,GDDR3,16MX32,700MHZ,136 FBGA</td><td>U8400,U8450,U8500,U8550</td><td>CRITICAL</td><td>VRAM_256_HYNIX</td></tr><tr><td>337S3503</td><td>1</td><td>IC,MDC,SR,G0,PRQ,2.4G,35W,800FSB,4M,BGA</td><td>U1000</td><td>CRITICAL</td><td>CPU_2_4GHZ</td></tr><tr><td>337S3527</td><td>1</td><td>IC,MDC,SR,G0,PRQ,2.6G,35W,800FSB,4M,BGA</td><td>U1000</td><td>CRITICAL</td><td>CPU_2_6GHZ</td></tr></table>															333S0382	4	IC,SGRAM,GDDR3,16MX32,700MHZ,136 FBGA	U8400,U8450,U8500,U8550	CRITICAL	VRAM_256_SAMSUNG	333S0401	4	IC,SGRAM,GDDR3,16MX32,700MHZ,136 FBGA	U8400,U8450,U8500,U8550	CRITICAL	VRAM_256_HYNIX	337S3503	1	IC,MDC,SR,G0,PRQ,2.4G,35W,800FSB,4M,BGA	U1000	CRITICAL	CPU_2_4GHZ	337S3527	1	IC,MDC,SR,G0,PRQ,2.6G,35W,800FSB,4M,BGA	U1000	CRITICAL	CPU_2_6GHZ																																																																																	
	333S0382	4	IC,SGRAM,GDDR3,16MX32,700MHZ,136 FBGA	U8400,U8450,U8500,U8550	CRITICAL	VRAM_256_SAMSUNG																																																																																																																		
	333S0401	4	IC,SGRAM,GDDR3,16MX32,700MHZ,136 FBGA	U8400,U8450,U8500,U8550	CRITICAL	VRAM_256_HYNIX																																																																																																																		
	337S3503	1	IC,MDC,SR,G0,PRQ,2.4G,35W,800FSB,4M,BGA	U1000	CRITICAL	CPU_2_4GHZ																																																																																																																		
337S3527	1	IC,MDC,SR,G0,PRQ,2.6G,35W,800FSB,4M,BGA	U1000	CRITICAL	CPU_2_6GHZ																																																																																																																			
A	Alternate Parts																																																																																																																							
	<table><tr><td>PART NUMBER</td><td>ALTERNATE FOR PART NUMBER</td><td>BOM OPTION</td><td>REF DES</td><td>COMMENTS:</td></tr><tr><td>157S0011</td><td>157S0030</td><td></td><td>ALL</td><td>See alt to TDK/SiTech magnetics</td></tr><tr><td>152S0476</td><td>152S0276</td><td></td><td>ALL</td><td>Inductor alternate</td></tr><tr><td>138S0603</td><td>138S0602</td><td></td><td>ALL</td><td>Mutate alt to Samsung 200F acoustic caps</td></tr><tr><td>353S1681</td><td>353S1294</td><td></td><td>ALL</td><td>TV alternate to National</td></tr><tr><td>376S0543</td><td>376S0466</td><td></td><td>ALL</td><td>ROM alternate to CILIMEDIA 204413</td></tr><tr><td>376S0526</td><td>376S0451</td><td></td><td>ALL</td><td>Paicobila PRM50P alternate to 10P7707</td></tr></table>															PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	157S0011	157S0030		ALL	See alt to TDK/SiTech magnetics	152S0476	152S0276		ALL	Inductor alternate	138S0603	138S0602		ALL	Mutate alt to Samsung 200F acoustic caps	353S1681	353S1294		ALL	TV alternate to National	376S0543	376S0466		ALL	ROM alternate to CILIMEDIA 204413	376S0526	376S0451		ALL	Paicobila PRM50P alternate to 10P7707																																																																						
	PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:																																																																																																																			
	157S0011	157S0030		ALL	See alt to TDK/SiTech magnetics																																																																																																																			
152S0476	152S0276		ALL	Inductor alternate																																																																																																																				
138S0603	138S0602		ALL	Mutate alt to Samsung 200F acoustic caps																																																																																																																				
353S1681	353S1294		ALL	TV alternate to National																																																																																																																				
376S0543	376S0466		ALL	ROM alternate to CILIMEDIA 204413																																																																																																																				
376S0526	376S0451		ALL	Paicobila PRM50P alternate to 10P7707																																																																																																																				
												<div><div><div></div><div>APPLE INC.</div></div><div><table><tr><th colspan="3">BOM Configuration</th></tr><tr><td colspan="2">SYNC_MASTER=N/A</td><td>SYNC_DATE=N/A</td></tr><tr><td colspan="3">NOTICE OF PROPRIETARY PROPERTY</td></tr><tr><td colspan="3">THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</td></tr><tr><td colspan="3">I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</td></tr><tr><td colspan="3">II NOT TO REPRODUCE OR COPY IT</td></tr><tr><td colspan="3">III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</td></tr></table></div></div>			BOM Configuration			SYNC_MASTER=N/A		SYNC_DATE=N/A	NOTICE OF PROPRIETARY PROPERTY			THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			II NOT TO REPRODUCE OR COPY IT			III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART																																																																																							
BOM Configuration																																																																																																																								
SYNC_MASTER=N/A		SYNC_DATE=N/A																																																																																																																						
NOTICE OF PROPRIETARY PROPERTY																																																																																																																								
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING																																																																																																																								
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE																																																																																																																								
II NOT TO REPRODUCE OR COPY IT																																																																																																																								
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART																																																																																																																								
												<table><tr><td>SIZE</td><td colspan="2">DRAWING NUMBER</td><td>REV.</td></tr><tr><td>D</td><td colspan="2">051-7520</td><td>B</td></tr><tr><td>SCALE</td><td>SHT</td><td>OF</td><td></td></tr><tr><td>NONE</td><td>5</td><td>109</td><td></td></tr></table>			SIZE	DRAWING NUMBER		REV.	D	051-7520		B	SCALE	SHT	OF		NONE	5	109																																																																																											
SIZE	DRAWING NUMBER		REV.																																																																																																																					
D	051-7520		B																																																																																																																					
SCALE	SHT	OF																																																																																																																						
NONE	5	109																																																																																																																						
8		7		6		5		4		3		2		1																																																																																																										

	8	7	6	5	4	3	2	1																													
D	<div>DVT</div> <div>13.1.0: 3/05/07 -- Integrated m75/mlb pages 22,25,28,30-32,50,53-55,72,74,76,78,80-82,84-90,94,95 through: Change 46833 by cerickso@m75_mlb_051-7225_12.5.0_tmp.Ecad on 2007/03/02 09:49:13 Changes since previous major release (12.3.0): - LVDS Connector: Changed pin 5 of connector from NC to PP3V3_SW_LCD (in case we add extra cable for power - rdar://5024882) - NB GFX Decoupling: Added R2260 (0.3 ohm, 0603) to bring ESR of regulator output cap in spec (rdar://5000272) Changes since previous major release (12.2.0): - Left Clutch IC: Updated both I-PEX connectors to new APN (part update for shell plating) - NB GFX Core: Changed Vcore controller to ISL6263B (part consolidation effort between Apple/Intersil - rdar://5009109) - Power Supplies: Replaced APN 152S0511 with 152S0368 (duplicate APNs for same part - rdar://5009109) - Thermal Sensors: Updated topology of EMC1033 sensors (removed shorts, changed connector caps to 18pF) - NB GFX Decoupling/Power Aliases: Connected VCCD_CRT of NB to GND per CRT disable guidelines Changes since previous bom release (12.0.0): - GPU FB: Changed cal resistors per NVidia PUN (R8290 to 45.3 ohm and R8291 to 24.9 ohm) - GPU FB: Changed unterminated-mode reference voltage to 40% (R8297 -> 1.02k, R8432/82, R8532/82 -> 2.21K) - Power Sequencing: Removed U7885/C7885 to take GFX_PGOOD out of PWR_OK chain (rdar://4974927) - GPU Vcore: NO STUFFed all PWRCTL related components (feature not to be supported) - GPU Vcore: Updated voltage setpoints to 1.000/1.070/1.125V - SB GPIOs: Sync'd page25.csa to T9_MLB to get pullup updates - Thermal Sensors: Updated topology of EMC1033 filter caps (added C5515 next to IC, moved other caps to connectors) 3/5/07 -- Added GPU Vcore VFB resistor BOM table and GCORE_M76 BOM Option to M76_COMMON BOM group. 3/5/07 -- Removed RX3920-RX3927. 3/5/07 -- FireWire: Changed to Rev C of TI FireWire MCM (APN: 338S0435) 3/5/07 -- ODD Conn: Changed ODD power FET to FDC606P (from FDC638P) for reduced Rds(on) 3/5/07 -- Changed 1.8V supply feedback resistors R7520 to 21.5K 0.1% and R7521 15.0K 0.1%.% 13.2.0 3/07/07 -- Integrated m75/mlb pages 25,42,70 through: Change 47192 by cerickso@m75_mlb_051-7225_12.7.0_tmp.Ecad on 2007/03/06 18:36:54 Changes since previous major release (12.6.0): - FireWire Ports: Changed D4260 to PDS540 for higher current capacity - SB GPIOs: Changed R2514 from pulldown to pulldown to correct auto power-on issue (Linda card detect GPIO) 3/07/07 -- Q7080 PP1V8_GPU FET changed for lower Rds on from FDM6296 to RJK0301DPB 13.3.0 3/08/07 -- Removed =PP1V5_S0_NB_VCCD_CRT alias to PP1V5_S0 since VCCD_CRT is GNDed per CRT disable guidelines. 3/08/07 -- Battery charge current limit circuit changes. 3/08/07 -- Changed R9811 from 15.0K to 14.0K. This is so that M57 inverter and split inverter can use same backlight table. 3/08/07 -- Changed R9950 from 220K to NOSTUFF to improve current and voltage asymmetry ratio. 3/08/07 -- Changed BOM option on R9960 511K from NOSTUFF to INV_SPLIT to improve current and voltage asymmetry ratio. 3/08/07 -- Integrated CSA pg. 55 through: Change 47450 by cerickso@m75_mlb_051-7225_12.8.0_tmp.Ecad on 2007/03/08 10:49:26 Changes since previous major release (12.7.0): - Thermal Sensors: Added R5515/R5516 in case low pass filter is needed for EMC1033 3/08/07 -- Integrated CSA pg. 79 through: Change 47440 by xyang@m75_lio_051-7226_7.9.0_tmp.Ecad on 2007/03/08 10:25:46 Changed Charger PWM limit resistor according to MARC K.'S M70 values 13.4.0 3/12/07 -- Added BOM option P1V8S3_1V825 to M76_COMMON2 BOM group. 3/12/07 -- Modified R7520 and R7521 to use symbols for 0.1% resistors. Removed OMIT BOM option from R7521. Changed BOM options for R7520 to choose between 1.8V or 1.825V 0.1% resistors. 14.0.0 3/14/07 -- Removed BOM option for HDCP as feature is removed. 3/14/07 -- Moved =PP1V8_GPU_P1V8GPUFET from PP1V8_S3_ISNS to PP1V8_S3. This is to remove the current sense resistor from the GPU 1.8V path. Cleaned up unused aliases. 3/14/07 -- Constraints: Constrained WWAN_SIM signals to 50 ohms 3/14/07 -- Integrated m75/mlb CSA pages 55 & 78 through: Change 48122 by cerickso@cerickso_m75.Ecad on 2007/03/14 15:27:36 - Thermal Sensors/Aliases: Changed mounting pads of Th2H sensor connector to left clutch chassis gnd - Power Control: Corrected alias connections for 5V/3V3 S5 enable signals 14.1.0 3/14/07 -- Moved =PP1V8_S0_P1V8S0FET from PP1V8_S3_ISNS to PP1V8_S3. 14.2.0 3/15/07 -- Changes to low voltage inverter for M76 piezo. 14.5.0 3/19/07 -- Integrated m75/mlb CSA pgs. 28,30-32,50,53-55,80-82,84-88,90,94,95 through: Change 48405 by cerickso@m75_mlb_051-7225_13.3.0_tmp.Ecad on 2007/03/16 12:18:46 Changes since previous major release (13.2.0): - Thermal Sensors: Moved remote sensor U5500 to SMC SMBus A and S3 power rail to clear I2C addr clash 3/19/07 --Integrated t9/mlb_noME CSA pgs. 15 & 38 through: Change 48372 by wferry@wferry_projects.Ecad on 2007/03/16 09:11:01 Quick submit of T9 noME branch. Major release will follow once changes are properly documented in Radar and revision history. Page 15: Sync from main-line (renamed LVDS_VREFx nets). Page 38: Changed Yukon crystal load caps to 18pF per radar://4946795 (really radar://4945362). 3/19/07 -- Added OMIT BOM option to L4731 and L4741. 3/19/07 -- Added BOM table with 0 Ohm 0603 resistors at L4731,L4741. 3/19/07 -- SMBus: moved Remote Temps from SMC B to SMC A in order to use EMC1043-5. 3/19/07 -- <rdar://problem/5070179> BOM update: boost circuit open causes MLB & SIMM damage (see 5064997) Deleted R7364 and made C7364 0603 size, still 0.1uF (132S0100). Deleted R7420 and R7470 and made C7420 and C7470 0603 size, still 0.1uF (132S0100). Deleted R7525 and made C7525 0805 size, still 0.1uF (132S0201). Deleted R7615 and made C7615 0603 size, still 0.1uF (132S0100). Deleted R8915 and made C8915 0603 size, still 0.1uF (132S0100). 3/19/07 -- Changes to low voltage inverter for M76 piezo. L9950 changed from 152S0527 (15uH, 2.8A, 115mOhm) to 152S0585 (22uH, 2.8A, 129mOhm). 14.6.0 3/19/07 -- Integrated m75/mlb CSA pgs. 55 & 78 through: Change 48590 by cerickso@m75_mlb_051-7225_13.4.0_tmp.Ecad on 2007/03/19 14:26:14 Changes since previous major release (13.3.0): - Thermal Sensors: Updated U5500 power alias to indicate device should be on S3 rail - Power Control: Added U7858 to level shift PM_G2_EN to 3.42V to 5V 3/19/07 -- Updated SMC A SMBus information for Left I/O Board and Top-Case. 3/19/07 -- Deleted R7324 and made C7324 0603 size, still 0.1uF (132S0100). 14.7.0 3/19/07 -- Added three 0603 0 ohm resistors R4740-R4742 for EMC return current path. 3/19/07 -- Battery charge current limit circuit changes for max charge current of 4.5A. 3/19/07 -- Integrated m75/mlb CSA pgs. 22 & 78 through:</div>																																				
C	<div>Change 48660 by cerickso@m75_mlb_051-7225_13.5.0_tmp.Ecad on 2007/03/19 20:17:1 Changes since previous major release (13.4.0): - Power Control: Tied all 4 5V/3.3V enables (EN1, EN2, EN3 and EN5) together as part of PM_G2_EN 14.8.0 3/21/07 -- Integrated m75/mlb CSA pgs. 84,85 & 89 through: Change 48885 by cerickso@m75_mlb_051-7225_14.0.0_tmp.Ecad on 2007/03/20 21:27:14 This fab release is for DVT! Changes since previous major release (13.5.0): - GPU Vcore: Updated setpoints for GPU Vcore based upon Nvidia Vmin (i.e. 1.05V, 1.05V, 1.05V, 1.125V) - FB: Changed FB VREF caps to 2x0.0047uF as required by Nvidia PUN 02736-001-v07 (which requests 1x0.01uF) 3/21/07 -- <rdar://problem/4838347> EMC - M76 MLB changes Change BOM option on L4764 to OMIT and added BOM table entry for 0 ohm resistor at L4764. 3/21/07 -- <rdar://problem/5073301> M76: Change GPU Vmin Changed resistors for M76 Vcore setpoints (i.e. 1.05V, 1.05V, 1.125V, 1.25V) Removed NOSTUFF BOM option from R8924. Changed R8924 to 28K. Changed R8925 to 16.9K. Changed table text notes. 3/22/07 -- Items relating to <rdar://problem/5061583> Task: Current Surge When Insert Battery Without AC Plugged-In 3/22/07 -- Added D7903 for voltage ripple on ISL6257 BOOT and PHASE pins. 3/22/07 -- Added Q7970 for potential battery inrush current. 15.0.0 3/26/07 -- Removed C7930 and R7903 for space reasons. 15.2.0 3/28/07 -- Change BOM option for 1.8V regulator feedback to 1.8V GPU FET input. 3/28/07 -- Added XW7580 and R7580 for option to tie 1.8V S3 regulator feedback point to input of 1.8V GPU FET. 3/28/07 -- Integrated m75/mlb CSA pg. 87 through Change 49919 by cerickso@cerickso_m75.Ecad on 2007/03/28 14:28:29 Changes since previous fab release (14.0.0): - GPU Straps: Added PCI_DEVID<3..0> pullup straps 15.3.0 3/29/07-- Moved XW7580 to XW0980, and R7580 to R0980. 15.4.0 3/31/97 -- Changed C9950 from 22uF to 10uF for acoustic noise per Flo Kim. 3/31/97 --Added C9951 B2 case size as placeholder for new cap for acoustic noise per Flo Kim.</div>																																				
B																																					
A	<div><table><tr><td colspan="3">B</td></tr><tr><td colspan="2">SYNC_MASTER=N/A</td><td>SYNC_DATE=N/A</td></tr><tr><td colspan="3">NOTICE OF PROPRIETARY PROPERTY</td></tr><tr><td colspan="3">THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</td></tr><tr><td colspan="3">I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</td></tr><tr><td colspan="3">II NOT TO REPRODUCE OR COPY IT</td></tr><tr><td colspan="3">III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</td></tr></table><table><tr><td rowspan="2"> APPLE INC.</td><td>SIZE D</td><td>DRAWING NUMBER 051-7520</td><td>REV. B</td></tr><tr><td>SCALE NONE</td><td>SHT 6</td><td>OF 109</td></tr></table></div>								B			SYNC_MASTER=N/A		SYNC_DATE=N/A	NOTICE OF PROPRIETARY PROPERTY			THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			II NOT TO REPRODUCE OR COPY IT			III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			 APPLE INC.	SIZE D	DRAWING NUMBER 051-7520	REV. B	SCALE NONE	SHT 6	OF 109	
B																																					
SYNC_MASTER=N/A		SYNC_DATE=N/A																																			
NOTICE OF PROPRIETARY PROPERTY																																					
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING																																					
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE																																					
II NOT TO REPRODUCE OR COPY IT																																					
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART																																					
 APPLE INC.	SIZE D	DRAWING NUMBER 051-7520	REV. B																																		
	SCALE NONE	SHT 6	OF 109																																		
	8	7	6	5	4	3	2	1																													






PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
103S0192	1	RES,MTL FILM,21K,0.1,0402,SM,LF	R7580	CRITICAL	P1V8S3_1V8_GPUFB


Thermal Module Holes

All holes are plated through holes with two exceptions:




GND_CHASSIS_RIGHT_FAN_NOTCH (to the left of small well on lower board edge near USB)
GND_CHASSIS_BATTCONN_HOLE (to the left of DIMM cutout near board edge)


Chassis GNDS




Chassis connection to be made at the mounting hole east of the LVDS connector




Digital Ground



RAM door (Torx) holes



Frame holes



GND_CHASSIS_BATTCONN_HOLE = GND_BATT_CHGND

Signal Aliases

SYNC_MASTER=(T9_MLB) SYNC_DATE=08/23/2006


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7520	B
SCALE	SHT	OF
NONE	9	109





(CPU CORE POWER)

=PPVCORE_S0_CPU_8 11 12 49

Standard Voltage:

- 44.0 A (Design Target)
- 41.0 A (HFM)
- 30.4 A (LFM)
- 25.5 A (SuperLFM)
- 27.4 A (Auto-Halt/Stop-Grant HFM)
- 17.0 A (Auto-Halt/Stop-Grant SuperLFM)
- 27.4 A (Sleep HFM)
- 16.8 A (Sleep SuperLFM)
- 25.0 A (Deep Sleep HFM)
- 16.0 A (Deep Sleep SuperLFM)
- 11.5 A (Deeper Sleep)
- 9.4 A (Enhanced Deeper Sleep)

Low Voltage:

- 23.0 A (Design Target)
- 21.0 A (HFM)
- 18.7 A (LFM)
- TBD A (SuperLFM)
- TBD A (Auto-Halt/Stop-Grant HFM)
- TBD A (Auto-Halt/Stop-Grant SuperLFM)
- TBD A (Sleep HFM)
- TBD A (Sleep SuperLFM)
- TBD A (Deep Sleep HFM)
- TBD A (Deep Sleep SuperLFM)
- TBD A (Deeper Sleep)
- TBD A (Enhanced Deeper Sleep)

Ultra Low Voltage:

- 17.0 A (Design Target)
- TBD A (HFM)
- TBD A (LFM)
- TBD A (Auto-Halt/Stop-Grant HFM)
- TBD A (Auto-Halt/Stop-Grant LFM)
- TBD A (Sleep HFM)
- TBD A (Sleep LFM)
- TBD A (Deep Sleep HFM)
- TBD A (Deep Sleep LFM)
- TBD A (Deeper Sleep)
- TBD A (Enhanced Deeper Sleep)

OMIT
U1000
MEROM
FCBGA
4 OF 4

CPU Power & Ground

SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT





III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE D DRAWING NUMBER 051-7520 REV. B

SCALE NONE SHT 11 OF 109



CPU Decoupling & VID	
SYNC_MASTER=M75_MLB	SYNC_DATE=12/07/2006
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
1 TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
111 NOT TO REPRODUCE OR COPY IT	
1111 NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7520	B
	SCALE	SHT	OF
	NONE	12	109

D

C

B

A

D


C

B

A

Mini-XDP Connector

NOTE: This is not the standard XDP pinout.
Use with 920-0451 adapter board to support CPU, NB & SB debugging.



Direction of XDP module

Please avoid any obstructions
on even-numbered side of J1300

eXtended Debug Port (XDP)

SYNC_MASTER=T9_NOME SYNC_DATE=01/22/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7520	B
SCALE	SHT 13 OF 109	
NONE		



NB CPU Interface
SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7520	REV. B
	SCALE NONE	SHT 14	OF 109

D

C

B

A

LVDS Disable

Can leave all signals NC if LVDS is not implemented.
Tie VCC_TX_LVDS and VCCA_LVDS to GND.

If SDVO is used, VCCD_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD_LVDS to GND also.

Note: SR DG says to tie LVDS_VREFH/L to GND. This causes a glitch during wake-up on LVDS DATA/CLK pairs. New recommendation is to float both signals, see Radar #5067636.

TV-Out Signal Usage:

Composite: DACA only
S-Video: DACB & DACC only
Component: DACA, DACB & DACC

Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.

TV-Out Disable / CRT Enable

Tie TVx_DAC and TVx_RTN to GND. Must power all TVDAC rails. VCCA_TVx_DAC and VCCA_DAC_BG can share filtering with VCCA_CRT_DAC.

CRT Disable / TV-Out Enable

Tie R/R#/G/G#/B/B#, HSYNC and VSYNC to GND. All CRT/TVDAC rails must be powered. All rails must be filtered except for VCCA_CRT.


CRT & TV-Out Disable

Tie TVx_DAC, TVx_RTN, R/R#/G/G#/B/B#, HSYNC, VSYNC and CRT_TVO_IREF to GND.
Can tie the following rails to GND:
VCCA_CRT_DAC, VCCA_DAC_BG, VCCA_TVx_DAC, VCCD_CRT, VCCD_QDAC and VCC_SYNC.

NOTE: Must keep VDDC_TVDAC powered and filtered at all times!

Internal Graphics Disable

Follow instructions for LVDS and CRT & TV-Out Disable above.
Can also tie CRT_DDC_*, L_CTRL_*, L_DDC_*, SDVO_CTRL_* and TV_DCONSELx to GND.
Tie DPLL_REF_CLK and DPLL_REF_SSCLK to GND.
Tie DPLL_REF_CLK* and DPLL_REF_SSCLK* to VCC (VCore).
Tie VCCA_DPLLA and VCCA_DPLLB to VCC (VCore).
Tie VCC_AXG and VCC_AXG_NCTF to GND.
Leave GFX_VID<3..0> and GFX_VR_EN as NC.



SDVO Alternate Function

SDVO_TVCLKIN#
SDVO_INT#
SDVO_FLDSTALL#

SDVO_TVCLKIN
SDVO_INT
SDVO_FLDSTALL

SDVOB_RED#
SDVOB_GREEN#
SDVOB_BLUE#
SDVOB_CLKN
SDVOC_RED#
SDVOC_GREEN#
SDVOC_BLUE#
SDVOC_CLKN


SDVOB_RED
SDVOB_GREEN
SDVOB_BLUE
SDVOB_CLKP
SDVOC_RED
SDVOC_GREEN
SDVOC_BLUE
SDVOC_CLKP

NB PEG / Video Interfaces

SYNC_MASTER=T9_NOME SYNC_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7520

REV.

B

SCALE

NONE


SHT

15

OF

109





NB DDR2 Interfaces

SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7520	B
SCALE	SHT	OF
NONE	17	109





Current numbers from Crestline EDS, doc #21749.



APPLE INC.

SIZE	D	DRAWING NUMBER	051-7520	REV.	B
SCALE	NONE	SHT	19	OF	109

NB Power 2

SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING




I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT






III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART








Crestline LVDS Support



NB Graphics Decoupling	
SYNC_MASTER=M75_MLB	SYNC_DATE=03/20/2007
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7520	B
SCALE		SHT	OF
NONE		22	109




NOTE: GNT[0-3]# have internal 20K pull-ups enabled only when PCIRST# = 0 and PWROK = 1
If used, ensure GNT2# is not low when PWROK rises, or PCIe ports 5 & 6 will be disabled.

SB BOOT BIOS SELECT

I/F	GNT0#
LPC	1
SPI	0

NOTE: GNT0# HAS INT PU; ENABLED ONLY WHEN PCIRST#=0 AND PWROK=H
SPI_CS1# HAS INT PU (NOMINAL=20K, SIMULATION=15K-35K)



SB PCI, PCIe, DMI, USB

SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



NO_REBOOT_MODE		
86 48	IN	SMB_CLK AJ26 SMBCLK
86 48	IN	SMB_DATA AD19 SMBDATA
86 48	IN	TP_CLINK_WLAN_RESET L AG21 LINKALERT*
86 48	IN	SMB_ME_CLK AC17 SMLINK0
86 48	IN	SMB_ME_DATA AE19 SMLINK1
25	IN	PM_RI L AF17 RI*
47 46 45 7	IN	PM_SUS_STAT L F4 SUS_STAT*/LPCPD*
45 28 7	IN	PM_SYSRST L AD15 SYS_RESET*
16 7	IN	PM_BMBUSY L AG12 BMBUSY*/GPIO0
47 25 7	IN	LINDACARD_GPIO AG22 SMBALERT*/GPIO11
		AE20 STP_PCI*/GPIO15
		AG18 STP_CPU*/GPIO25
		AH11 CLKRUN*/GPIO32
		AE17 WAKE* SERIRQ
		AF12 SERIRQ
		AC13 THRM* THRM*
28 7	IN	VR_PWRGD_CLKEN AJ20 VRMPWRGD
		AJ22 TP7
38 25	IN	PCI_PME_FW L AJ8 TACH1/GPIO1
		AD9 TACH2/GPIO6
		AH9 TACH3/GPIO7
		AE16 GPIO8
25	OUT	LAN_PHYPC AC19 GPIO12
28 25	OUT	EXTGPU_RST L AG8 TACH0/GPIO17
		AH12 GPIO18
		AG11 GPIO20 INT PD
		AG10 SCLOCK/GPIO22
25	IN	SATA_B_PWR_EN L AH25 QRT_STATE0/GPIO27
25	IN	FWH_MFG_MODE AD16 QRT_STATE1/GPIO28
29	OUT	SB_SATA_CLKREQ L AG13 SATABLKREQ*/GPIO35
		AE9 SLOAD/GPIO38
		AJ11 SDATAOUT0/GPIO39
		AD10 SDATAOUT1/GPIO48
		AD9 SPKR INT PD
16 7	IN	NB_SB_SYNC L AJ13 MCH_SYNC*
		AJ21 TP3 INT PU

Test access required for XOR chain testing.


NOTE: ICH CLPWROK input must be PWRGD signal for PP3V3_S0M, PP3V3_S0MWOL, PP1V8_S3M, PP1V25_S0M, PP1V05_S0M, PP0V9_S3M and PP0V9_S0M. If ME/AMT is not used, short CLPWROK to PWROK.





NOTE: DPRSLPVR HAS INT 20K PD ENABLED AT BOOT/RESET FOR STRAPPING FUNCTION

PM_LAN_ENABLE must remain deasserted until VccCL3_3, VccLAN3_3 and VccLAN1_05 have been up for at least 1ms.










SB Pwr Mgt, GPIO, Clink		
SYNC_MASTER=M75_MLB SYNC_DATE=04/02/2007		
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7520	B
SCALE		SHT	25 OF 109
		NONE	





Unbuffered



SB Misc

SYNC_MASTER=M75_MLB	SYNC_DATE=03/19/2007	7
---------------------	----------------------	---

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV
------	----------------	-----

DATE	DRAWING NUMBER	REV.
0	051 3530	0

CLK Termination


(Note: HOST/SRC/GFX clock termination removed. Silago SL8GLP536 or equiv. support only)



CK505 Configuration Straps

FCT_SEL (GFX clock select)

FS_A, FS_B, FS_C (Host clock freq select)




FS_C	FS_B	FS_A	CPU MHz
0	0	0	(266.6)
0	0	1	133.3
0	1	0	200.0
0	1	1	166.6
1	0	0	(333.3)
1	0	1	100.0
1	1	0	(400.0)
1	1	1	RSVD


NO STUFF R3082, R3086 & R3090 for manual CPU clk frequency.

(Only 100-200MHz supported by SLG8LP536 and CY28545-5)


CLKREQ Controls



GPU Clock Gating



Unused Clocks



Clock Termination

SYNC_MASTER=M75_MLB SYNC_DATE=03/19/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7520	B
SCALE	SHT	OF
NONE	30	109



Page Notes

Power aliases required by this page:
- =PP1V8_S3M_MEM_B
- =PP0V9_S3M_MEM_DIMMVREFB
- =PPSPD_S0M_MEM_B (2.5V - 3.3V)


Signal aliases required by this page:
- =I2C_SODIMMB_SCL
- =I2C_SODIMMB_SDA

BOM options provided by this page:
(NONE)

"Expansion" (surface-mount) slot

DDR2 Bypass Caps

(For return current)



DDR2 SO-DIMM Connector B

SYNC_MASTER=M75_MLB SYNC_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7520	B
SCALE	SHT	OF
NONE	32	109



Memory Active Termination

SYNC_MASTER= (MASTER) SYNC_DATE= (MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7520

REV.

B

SCALE


NONE

SHT

33

OF

109



Left I/O Board Connector

Left I/O Board Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7520

REV.

B

SCALE


NONE

SHT

34

OF

109



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0386	1	IC, 88E8058, GIGABIT ENET XCVR, 64P QFN	U3700	CRITICAL	YUKON_ULTRA
341S2060	1	IC, FLASH, 88E8058 ETHERNET VPD, IIC, SO8	U3780	CRITICAL	YUKON_ULTRA
338S0270	1	IC, 88E8053, GIGABIT ENET XCVR, 64P QFN	U3700	CRITICAL	YUKON_EC
341S1797	1	IC, EEPROM, SERIAL IIC, 8KBIT, SO8	U3780	CRITICAL	YUKON_EC
114S0285	1	RES, 4.87K, 1%, 1/16W, 0402, LF	R3760		YUKON_EC

To support Yukon EC and Ultra on the same board:

- Alias =YUKON_EC_PP2V5_ENET to PP1V8R2V5_ENET_PHY_AVDD, add 1x 0.1uF and 1x 0.001uF caps
- Use 0-ohm resistors or variable supply to provide 1.8V or 2.5V to =PP1V8R2V5_ENET_PHY and magnetics. Can also use BCP69T1 connected to CTRL18 pin 4 for internal VR.
- Connect =ENET_CLKREQ_L to clock generator via 0-ohm resistor (BOMOPTION: YUKON_ULTRA)
- Use YUKON_EC and YUKON_ULTRA BOMOPTIONS to select stuffed part

Ethernet (Yukon)

SYNC_MASTER=T9_NAME SYNC_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D DRAWING NUMBER 051-7520 REV. B

SCALE NONE SHT 37 OF 109

D

C

B

A

D


C

B

A

ENET Enable Generation


"ENET" = "S0" || ("S3" && "AC" && "WOL_EN")
NOTE: S3 term is guaranteed by source of R3800 & Q3810, MUST BE S3 RAIL.



3.3V ENET FET


WLAN Enable Generation

"WLAN" = "S0" || ("S3" && "AC" && "WOW_EN")
NOTE: S3 term is guaranteed by FET & pull-up source, MUST BE S3 RAIL.




Yukon AVDDL LDO

1.9V for Yukon Ultra, 2.5V for Yukon EC
Yukon Ultra requires 1.9V on its magnetics to pass compliance tests



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0363	1	RES,31.6K,1%,1/16W,402,LF	R3855		YUKON_EC

Yukon Crystal




Yukon Power Control


SYNC_MASTER=T9_NOME SYNC_DATE=03/19/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7520	B
SCALE	SHT	OF
NONE	38	109





8 7 6 5 4 3 2 1

D

D

C

C

B

B

A

A

FireWire PHY (TSB83AA22)

SYNC_MASTER=M75_MLB SYNC_DATE=12/04/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7520	B
SCALE	SHT	OF
NONE	41	109

Page Notes

Power aliases required by this page:
- =PPBUS_S5_FWPWSW (system supply for bus power)
- =PP3V3_FW_LATEVG_ACTIVE
- =PPVP_FW_SUMNODE (power passthru summation node)
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
- FW_PORT_FAULT_PU


FireWire Port Power Switch



Current Limit/Active Late-VG Protection

R4220 & R4225 PADS SHOULD BE ROUTED DIRECTLY TO MAX5944 SENSEA & SENSEB PINS RESPECTIVELY. SENSEA & SENSEB PINS SHOULD NOT BE PART OF THE MAIN CURRENT PATH

Late-VG Event Detection



Current Limits
0.020 ohm => 2.4A
0.025 ohm => 2A
0.030 ohm => 1.66A (Ideal)
0.033 ohm => 1.5A


MAX5944 current limiter trips if integrator (counter) reaches 16. A new sample (taken every 125 us) is weighted as +1 if over the limit (at any point during the period) and -1/128 if under the limit. As a result, the device tends to trip easily on devices that produce periodic current spikes. Current limit has been set higher to compensate.

FireWire Port Power

SYNC_MASTER=M75_MLB SYNC_DATE=03/07/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.


SIZE	DRAWING NUMBER	REV.
D	051-7520	B
SCALE	SHT	OF
NONE	42	109




Port Power Switch



Right USB Port



USB/SMC Debug Mux



External USB Connector


SYNC_MASTER=M75_MLB SYNC_DATE=12/04/2006

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7520	B
SCALE	SHT	OF
NONE	46	109



D

C

B

A


D

C

B

A

www.laptop-schematics.com



LPC+ Debug Connector

SYNC_MASTER=M75_MLB SYNC_DATE=12/04/2006


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7520	REV. B
	SCALE NONE	SHT 51	OF 109



SMBus Connections		
SYNC_MASTER= (MASTER)		SYNC_DATE= (MASTER)
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7520	B
SCALE		SHT	OF
NONE		52	109



D

C

B






A

D

C

B

A



Current Sensing

SYNC_MASTER=M75_MLB

SYNC_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING



I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7520	B
SCALE		SHT	OF
NONE		54	109





<h1 style="text-align: center;">Fan Connectors</h1>			
SYNC_MASTER=M75_MLB		SYNC_DATE=12/04/2006	
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			
SIZE <div style="border: 1px solid black; width: 40px; height: 40px; margin: 0 auto; text-align: center; line-height: 40px;">D</div>		DRAWING NUMBER <div style="border: 1px solid black; width: 100px; height: 40px; margin: 0 auto; text-align: center; line-height: 40px;">051-7520</div>	
SCALE <div style="border: 1px solid black; width: 100px; height: 40px; margin: 0 auto; text-align: center; line-height: 40px;">NONE</div>		REV. <div style="border: 1px solid black; width: 40px; height: 40px; margin: 0 auto; text-align: center; line-height: 40px;">B</div>	
SCALE <div style="border: 1px solid black; width: 100px; height: 40px; margin: 0 auto; text-align: center; line-height: 40px;">NONE</div>		SHT OF <div style="border: 1px solid black; width: 100px; height: 40px; margin: 0 auto; text-align: center; line-height: 40px;">56 109</div>	



Current & Thermal Sensors

SYNC_MASTER=(MASTER)

SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7520	REV. B
	SCALE NONE	SHT 57	OF 109

D

C

B

A

D

C

B

A

8

7

6

5


4

3


2

1


Left ALS Filter



Right ALS Circuit



Keyboard LED Driver



ALS Support

SYNC_MASTER=M75_MLB SYNC_DATE=12/04/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7520

REV.

B

SCALE

NONE

SHT

58

OF

109

8

7

6


5

4


3

2


1




DC-In Connector



Battery Connector



Inrush Limiter



NOTE: R6910 is on LIO.
System must provide 10K-70K impedance to A52 adapter for system load detection.
REQ of R6910 (on LIO), R6912, & R6913 is 36.9K.

$V_{ref} = 3.42V * (R2a / (R1a + R2a))$
 $V_{th} = (V_{ref} / (R2b / (R1b + R2b)))$
 $V_{ref} = 1.23V$
 $V_{th} = 13.0V$
Assuming 1% variance for R6910-R6915 and 3.42V:
Worst case Vth: min:12.47V, max: 13.54V

DC-In & Battery Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY










THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7520	B
SCALE		SHT	OF
NONE		69	109




Power FETs	
SYNC_MASTER=M75_MLB	SYNC_DATE=04/24/2007
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	



SIZE D	DRAWING NUMBER 051-7520	REV. B
SCALE NONE	SHT 70	OF 109





ENTER DIODE-EMULATION-MODE IN ALL STATES
WHEN GFXIMVP6_FDE = 1
IN RENDER SUSPEND STATE, AUDIO FILTER
ENABLED WHEN GFXIMVP6_AF_EN = 1

PLACEMENT_NOTE=Place R7220 at NB
PLACEMENT_NOTE=Place R7221 at NB

(GND)
(NB VID0)
(NB VID1)
(NB VID2)
(NB VID3)
(NB VID4)
(NB VR_EN)

NOTE: Intel recommendation to stuff 30K pull-up and
100K pull-down on VR_EN per Crestline Issue #306022.


IMVP6 NB Gfx Core Regulator

SYNC_MASTER=M75_MLB SYNC_DATE=03/05/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7520	B
	SCALE	SHT	OF
	NONE	72	109



5V / 3.3V Power Supply

SYNC_MASTER=M75_MLB SYNC_DATE=12/04/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.


SIZE	DRAWING NUMBER	REV.
D	051-7520	B
SCALE	SHT	OF
NONE	73	109



1.25V / 1.05V Power Supply
SYNC_MASTER=M75_MLB SYNC_DATE=03/05/2007

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7520	REV. B
	SCALE NONE	SHT 74	OF 109



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
103S0192	1	RES,MTL FILM,21K,0.1,0402,SM,LF	R7520	CRITICAL	PIV8S3_1V8

1.8V DDR2 Supply

SYNC_MASTER=M75_MLB SYNC_DATE=12/04/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE
D



DRAWING NUMBER
051-7520

REV.
B


SCALE
NONE


SHT
75

OF
109



FW PHY Power Supplies	
SYNC_MASTER=M75_MLB	SYNC_DATE=12/04/2006
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7520	B
	SCALE	SHT	OF
	NONE	77	109



Power Control Signals

3.425V "G3Hot" Supply

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0

Vout = 3.425
200mA max output
(Switcher limit)

$$V_{out} = 1.25V * (1 + R_a / R_b)$$

Unused PGOOD Signals

=P1V25ENET PGOOD	=TP P1V25ENET PGOOD
=P1V8S3 PGOOD	=TP P1V8S3 PGOOD

1.5V / 1.05V PWRGD Circuit

Reports when 1.5V S0 and 1.05V S0 are in regulation

NOTE: 0.9V/2.5V is not checked!
Other S0 Rails PWRGD Circuit

3.425V G3Hot Supply & Power Control

SYNC_MASTER=M75_MLB SYNC_DATE=04/02/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.


SIZE	DRAWING NUMBER	REV.
D	051-7520	B
SCALE	SHT	OF
NONE	78	109




```
Power aliases required by this page:
- =PPIV2_GPU_PEX_PLLXVDD
- =PPIV2_GPU_PEX_IOVDDQ
- =PPIV2_GPU_PEX_IOVDD
```

```
Signal aliases required by this page:
(NONE)
```

```
BOM options provided by this page:
(NONE)
```



NV G84M PCI-E	
SYNC_MASTER=M75_MLB	SYNC_DATE=03/19/2007
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
I II NOT TO REPRODUCE OR COPY IT	
I II NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	


 APPLE INC.	SIZE D	DRAWING NUMBER 051-7520	REV. B
	SCALE NONE	SHT 80 OF 109	

Page Notes

Power aliases required by this page:
- =PPVCORE_GPU
- =PP1V8_GPU_FBVDDQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



NV G84M Core/FB Power

SYNC_MASTER=M75_MLB SYNC_DATE=03/19/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





APPLE INC.

SIZE D DRAWING NUMBER 051-7520 REV. B

SCALE NONE SHT 81 OF 109







Power aliases required by this page:
- =PP3V3_GPU_VDD33
- =PP3V3_GPU_MIO
- =PP1V2_GPU_PLLVDD
- =PP1V2_GPU_H_PLLVDD
- =PP1V2_GPU_VID_PLLVDD

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

NV G84M GPIO/MIO/Misc

SYNC_MASTER=M75_MLB SYNC_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING




I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7520	B
SCALE		SHT	OF
NONE		86	109






GPU VCore Setpoints


VID2	VID1	VID0	C	D	E	State
0	0	0	-	-	-	1.050V (rsvd state)
0	0	1	Y	-	-	1.050V (max batt)
0	1	1	Y	Y	-	1.151V (balanced)
1	1	1	Y	Y	Y	1.305V (max perf)


All other states not defined

GPU (G84M) Core Supply	
SYNC_MASTER=M75_MLB	SYNC_DATE=03/21/2007
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S0292	2	RES,5.76K,1%,1/16W,0402,LF	R8921,R8928		GPU_XW3

 APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7520		B
	SCALE	SHT	OF	
	NONE	89	109	







www.laptop-schematics.com

PGOOD Monitor for GPU Rails


LTC2900 provides programmable reset delay which is required to play nice with ICHx PGOOD circuit




Mux Select Conditioning




GPU DDC Pass FETs




Panel/Backlight Control Mux



LVDS I/F Mux



LVDS Data Mux Power Supply



LVDS Interface Mux

SYNC_MASTER=M75_MLB SYNC_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE D DRAWING NUMBER 051-7520 REV. B

SCALE NONE SHT 95 OF 109




IR & Sleep LED Connector




518S0474

Top-Case Connector




516S0350

Inverter Connectors



518S0487

Bluetooth (M13P) & SATA HDD Flex Connector



516S0350

M76 Specific Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7520

REV.

B

SCALE


NONE

SHT

96

OF

109




www.laptop-schematics.com

D
C
B
A

D
C
B
A

www.laptop-schematics.com



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0319	1	RES,11.3K,1%,1/16W,MF,402,LF	R9932		INV_15INCH

Inverter Control IC

SYNC_MASTER=M75_LIO SYNC_DATE=01/23/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.

SIZE D




DRAWING NUMBER 051-7520

REV. B

SCALE NONE

SHT 99

OF 109

8		7		6		5		4		3		2		1																																																																																																																																																																																																																																																																																																																																					
FSB (Front-Side Bus) Constraints																																																																																																																																																																																																																																																																																																																																																			
<table><tr><th>PHYSICAL_RULE_SET</th><th>LAYER</th><th>ALLOW ROUTE ON LAYER?</th><th>MINIMUM LINE WIDTH</th><th>MINIMUM NECK WIDTH</th><th>MAXIMUM NECK LENGTH</th><th>DIFFPAIR PRIMARY GAP</th><th>DIFFPAIR NECK GAP</th></tr><tr><td>FSB_55S</td><td>*</td><td>=55_OHM_SE</td><td>=55_OHM_SE</td><td>=55_OHM_SE</td><td>=55_OHM_SE</td><td>=STANDARD</td><td>=STANDARD</td></tr><tr><td>FSB_DSTB_55S</td><td>*</td><td>=1:1_DIFFPAIR</td><td>=55_OHM_SE</td><td>=55_OHM_SE</td><td>=55_OHM_SE</td><td>=1:1_DIFFPAIR</td><td>=1:1_DIFFPAIR</td></tr></table>																PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	FSB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD	FSB_DSTB_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR																																																																																																																																																																																																																																																																																																												
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																																																																																																																																																																																																																																																																																																																																												
FSB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD																																																																																																																																																																																																																																																																																																																																												
FSB_DSTB_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR																																																																																																																																																																																																																																																																																																																																												
<table><tr><th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE SPACING</th><th>WEIGHT</th></tr><tr><td>FSB_ADDR</td><td>*</td><td>=3:1_SPACING</td><td>?</td></tr><tr><td>FSB_ADDR2ADDR</td><td>*</td><td>=2:1_SPACING</td><td>?</td></tr><tr><td>FSB_ADSTB</td><td>*</td><td>=3:1_SPACING</td><td>?</td></tr><tr><td>FSB_ADDR2ADSTB</td><td>*</td><td>=3:1_SPACING</td><td>?</td></tr></table>																SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	FSB_ADDR	*	=3:1_SPACING	?	FSB_ADDR2ADDR	*	=2:1_SPACING	?	FSB_ADSTB	*	=3:1_SPACING	?	FSB_ADDR2ADSTB	*	=3:1_SPACING	?																																																																																																																																																																																																																																																																																																																
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																																																																																																																																																																																																																																																																																																																																																
FSB_ADDR	*	=3:1_SPACING	?																																																																																																																																																																																																																																																																																																																																																
FSB_ADDR2ADDR	*	=2:1_SPACING	?																																																																																																																																																																																																																																																																																																																																																
FSB_ADSTB	*	=3:1_SPACING	?																																																																																																																																																																																																																																																																																																																																																
FSB_ADDR2ADSTB	*	=3:1_SPACING	?																																																																																																																																																																																																																																																																																																																																																
<table><tr><th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE SPACING</th><th>WEIGHT</th></tr><tr><td>FSB_COMMON</td><td>*</td><td>=2:1_SPACING</td><td>?</td></tr></table>																SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	FSB_COMMON	*	=2:1_SPACING	?																																																																																																																																																																																																																																																																																																																												
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																																																																																																																																																																																																																																																																																																																																																
FSB_COMMON	*	=2:1_SPACING	?																																																																																																																																																																																																																																																																																																																																																
<table><tr><th>NET_SPACING_TYPE1</th><th>NET_SPACING_TYPE2</th><th>AREA_TYPE</th><th>SPACING_RULE_SET</th></tr><tr><td>FSB_ADDR</td><td>FSB_ADDR</td><td>*</td><td>FSB_ADDR2ADDR</td></tr><tr><td>FSB_ADDR</td><td>FSB_ADSTB</td><td>*</td><td>FSB_ADDR2ADSTB</td></tr><tr><td>FSB_DATA</td><td>FSB_DATA</td><td>*</td><td>FSB_DATA2DATA</td></tr><tr><td>FSB_DATA</td><td>FSB_DSTB</td><td>*</td><td>FSB_DATA2DSTB</td></tr></table>																NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	FSB_ADDR	FSB_ADDR	*	FSB_ADDR2ADDR	FSB_ADDR	FSB_ADSTB	*	FSB_ADDR2ADSTB	FSB_DATA	FSB_DATA	*	FSB_DATA2DATA	FSB_DATA	FSB_DSTB	*	FSB_DATA2DSTB																																																																																																																																																																																																																																																																																																																
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																																																																																																																																																																																
FSB_ADDR	FSB_ADDR	*	FSB_ADDR2ADDR																																																																																																																																																																																																																																																																																																																																																
FSB_ADDR	FSB_ADSTB	*	FSB_ADDR2ADSTB																																																																																																																																																																																																																																																																																																																																																
FSB_DATA	FSB_DATA	*	FSB_DATA2DATA																																																																																																																																																																																																																																																																																																																																																
FSB_DATA	FSB_DSTB	*	FSB_DATA2DSTB																																																																																																																																																																																																																																																																																																																																																
<p>All FSB signals with impedance requirements are 55-ohm single-ended. Worst-case spacing is 2:1 within Addr bus, with 3:1 spacing to the ADSTBs. Worst-case spacing is 2:1 within Data bus, with 3:1 spacing to the DSTBs. DSTB complementary pairs are spaced 1:1 and routed as differential pairs.</p> <p>Design Guide recommends each strobe/signal group is routed on the same layer. Design Guide recommends FSB signals be routed only on internal layers.</p> <p>NOTE: Design Guide does not indicate FSB spacing to other signals, assumed 3:1.</p> <p>NOTE: Design Guide allows closer spacing if signal lengths can be shortened.</p> <p>SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.2 & 4.3</p>																																																																																																																																																																																																																																																																																																																																																			
CPU Signal Constraints																																																																																																																																																																																																																																																																																																																																																			
<table><tr><th>PHYSICAL_RULE_SET</th><th>LAYER</th><th>ALLOW ROUTE ON LAYER?</th><th>MINIMUM LINE WIDTH</th><th>MINIMUM NECK WIDTH</th><th>MAXIMUM NECK LENGTH</th><th>DIFFPAIR PRIMARY GAP</th><th>DIFFPAIR NECK GAP</th></tr><tr><td>CPU_27P4S</td><td>*</td><td>Y</td><td>=27P4_OHM_SE</td><td>=27P4_OHM_SE</td><td>=27P4_OHM_SE</td><td>7 MIL</td><td>7 MIL</td></tr><tr><td>CPU_55S</td><td>*</td><td>Y</td><td>=55_OHM_SE</td><td>=55_OHM_SE</td><td>=55_OHM_SE</td><td>=STANDARD</td><td>=STANDARD</td></tr></table>																PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	CPU_27P4S	*	Y	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL	CPU_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD																																																																																																																																																																																																																																																																																																												
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																																																																																																																																																																																																																																																																																																																																												
CPU_27P4S	*	Y	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL																																																																																																																																																																																																																																																																																																																																												
CPU_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD																																																																																																																																																																																																																																																																																																																																												
<table><tr><th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE SPACING</th><th>WEIGHT</th></tr><tr><td>CPU_2T01</td><td>*</td><td>=2:1_SPACING</td><td>?</td></tr><tr><td>CPU_COMP</td><td>*</td><td>25 MIL</td><td>?</td></tr><tr><td>CPU_GTLREF</td><td>*</td><td>25 MIL</td><td>?</td></tr><tr><td>CPU_ITP</td><td>*</td><td>=2:1_SPACING</td><td>?</td></tr><tr><td>CPU_VCCSENSE</td><td>*</td><td>25 MIL</td><td>?</td></tr></table>																SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	CPU_2T01	*	=2:1_SPACING	?	CPU_COMP	*	25 MIL	?	CPU_GTLREF	*	25 MIL	?	CPU_ITP	*	=2:1_SPACING	?	CPU_VCCSENSE	*	25 MIL	?																																																																																																																																																																																																																																																																																																												
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																																																																																																																																																																																																																																																																																																																																																
CPU_2T01	*	=2:1_SPACING	?																																																																																																																																																																																																																																																																																																																																																
CPU_COMP	*	25 MIL	?																																																																																																																																																																																																																																																																																																																																																
CPU_GTLREF	*	25 MIL	?																																																																																																																																																																																																																																																																																																																																																
CPU_ITP	*	=2:1_SPACING	?																																																																																																																																																																																																																																																																																																																																																
CPU_VCCSENSE	*	25 MIL	?																																																																																																																																																																																																																																																																																																																																																
<p>NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target differential impedance.</p> <p>DG recommends at least 25 mils, >50 mils preferred</p> <p>Most CPU signals with impedance requirements are 55-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.</p> <p>SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4</p>																																																																																																																																																																																																																																																																																																																																																			
CPU / FSB Net Properties																																																																																																																																																																																																																																																																																																																																																			
<table><tr><th colspan="4">NET_TYPE</th></tr><tr><th>ELECTRICAL_CONSTRAINT_SET</th><th>PHYSICAL</th><th>SPACING</th><th></th></tr><tr><td>FSB_COMMON</td><td>FSB_55S</td><td>FSB_COMMON</td><td>FSB ADS L 7 10 14</td></tr><tr><td>FSB_COMMON</td><td>FSB_55S</td><td>FSB_COMMON</td><td>FSB BNR L 7 10 14</td></tr><tr><td>FSB_COMMON</td><td>FSB_55S</td><td>FSB_COMMON</td><td>FSB BPRI L 10 14</td></tr><tr><td>FSB_COMMON</td><td>FSB_55S</td><td>FSB_COMMON</td><td>FSB BREQ0 L 7 10 14</td></tr><tr><td>FSB_COMMON</td><td>FSB_55S</td><td>FSB_COMMON</td><td>FSB DBSY L 7 10 14</td></tr><tr><td>FSB_COMMON</td><td>FSB_55S</td><td>FSB_COMMON</td><td>FSB DEFER L 10 14</td></tr><tr><td>FSB_COMMON</td><td>FSB_55S</td><td>FSB_COMMON</td><td>FSB DPWR L 7 10 14</td></tr><tr><td>FSB_COMMON</td><td>FSB_55S</td><td>FSB_COMMON</td><td>FSB DRDY L 7 10 14</td></tr><tr><td>FSB_COMMON</td><td>FSB_55S</td><td>FSB_COMMON</td><td>FSB HIT L 7 10 14</td></tr><tr><td>FSB_COMMON</td><td>FSB_55S</td><td>FSB_COMMON</td><td>FSB HITM L 7 10 14</td></tr><tr><td>FSB_COMMON</td><td>FSB_55S</td><td>FSB_COMMON</td><td>FSB LOCK L 7 10 14</td></tr><tr><td>FSB_COMMON</td><td>FSB_55S</td><td>FSB_COMMON</td><td>FSB RS L<2..0> 10 14</td></tr><tr><td>FSB_COMMON</td><td>FSB_55S</td><td>FSB_COMMON</td><td>FSB TRDY L 10 14</td></tr><tr><td>FSB_CPURST_L</td><td>FSB_55S</td><td>FSB_COMMON</td><td>FSB CPURST L 7 10 13 14</td></tr><tr><td>FSB_DATA_GROUP0</td><td>FSB_55S</td><td>FSB_DATA</td><td>FSB D L<15..0> 7 10 14</td></tr><tr><td>FSB_DATA_GROUP0</td><td>FSB_55S</td><td>FSB_DATA</td><td>FSB DINV L<0> 7 10 14</td></tr><tr><td>FSB_DSTB0</td><td>FSB_DSTB_55S</td><td>FSB_DSTB</td><td>FSB DSTB L P<0> 7 10 14</td></tr><tr><td></td><td>FSB_DSTB_55S</td><td>FSB_DSTB</td><td>FSB DSTB L N<0> 7 10 14</td></tr><tr><td>FSB_DATA_GROUP1</td><td>FSB_55S</td><td>FSB_DATA</td><td>FSB D L<31..16> 7 10 14</td></tr><tr><td>FSB_DATA_GROUP1</td><td>FSB_55S</td><td>FSB_DATA</td><td>FSB DINV L<1> 7 10 14</td></tr><tr><td>FSB_DSTB1</td><td>FSB_DSTB_55S</td><td>FSB_DSTB</td><td>FSB DSTB L P<1> 7 10 14</td></tr><tr><td></td><td>FSB_DSTB_55S</td><td>FSB_DSTB</td><td>FSB DSTB L N<1> 7 10 14</td></tr><tr><td>FSB_DATA_GROUP2</td><td>FSB_55S</td><td>FSB_DATA</td><td>FSB D L<47..32> 7 10 14</td></tr><tr><td>FSB_DATA_GROUP2</td><td>FSB_55S</td><td>FSB_DATA</td><td>FSB DINV L<2> 7 10 14</td></tr><tr><td>FSB_DSTB2</td><td>FSB_DSTB_55S</td><td>FSB_DSTB</td><td>FSB DSTB L P<2> 7 10 14</td></tr><tr><td></td><td>FSB_DSTB_55S</td><td>FSB_DSTB</td><td>FSB DSTB L N<2> 7 10 14</td></tr><tr><td>FSB_DATA_GROUP3</td><td>FSB_55S</td><td>FSB_DATA</td><td>FSB D L<63..48> 7 10 14</td></tr><tr><td>FSB_DATA_GROUP3</td><td>FSB_55S</td><td>FSB_DATA</td><td>FSB DINV L<3> 7 10 14</td></tr><tr><td>FSB_DSTB3</td><td>FSB_DSTB_55S</td><td>FSB_DSTB</td><td>FSB DSTB L P<3> 7 10 14</td></tr><tr><td></td><td>FSB_DSTB_55S</td><td>FSB_DSTB</td><td>FSB DSTB L N<3> 7 10 14</td></tr><tr><td>FSB_ADDR_GROUP0</td><td>FSB_55S</td><td>FSB_ADDR</td><td>FSB A L<16..3> 7 10 14</td></tr><tr><td>FSB_ADDR_GROUP0</td><td>FSB_55S</td><td>FSB_ADDR</td><td>FSB REQ L<4..0> 7 10 14</td></tr><tr><td>FSB_ADSTB0</td><td>FSB_55S</td><td>FSB_ADSTB</td><td>FSB ADSTB L<0> 7 10 14</td></tr><tr><td>FSB_ADDR_GROUP1</td><td>FSB_55S</td><td>FSB_ADDR</td><td>FSB A L<35..17> 7 10 14</td></tr><tr><td>FSB_ADSTB1</td><td>FSB_55S</td><td>FSB_ADSTB</td><td>FSB ADSTB L<1> 7 10 14</td></tr><tr><td>CPU_IERR_L</td><td>CPU_55S</td><td></td><td>CPU IERR L 10</td></tr><tr><td>CPU_FERR_L</td><td>CPU_55S</td><td></td><td>CPU FERR L 10 23</td></tr><tr><td>CPU_PROCHOT_L</td><td>CPU_55S</td><td>CPU_2T01</td><td>CPU PROCHOT L 10 46 59</td></tr><tr><td>CPU_PWRGD</td><td>CPU_55S</td><td></td><td>CPU PWRGD 7 10 13 23</td></tr><tr><td>CPU_FROM_SB</td><td>CPU_55S</td><td></td><td>CPU INTR 10 23</td></tr><tr><td>CPU_FROM_SB</td><td>CPU_55S</td><td></td><td>CPU NMI 10 23</td></tr><tr><td>CPU_FROM_SB</td><td>CPU_55S</td><td></td><td>CPU A20M L 10 23</td></tr><tr><td>CPU_FROM_SB</td><td>CPU_55S</td><td></td><td>CPU DPSLP L 7 10 23</td></tr><tr><td>CPU_FROM_SB</td><td>CPU_55S</td><td></td><td>CPU IGNNE L 10 23</td></tr><tr><td>CPU_INIT_L</td><td>CPU_55S</td><td></td><td>CPU INIT L 10 23 47</td></tr><tr><td>CPU_FROM_SB</td><td>CPU_55S</td><td></td><td>CPU SMI L 10 23</td></tr><tr><td>CPU_FROM_SB</td><td>CPU_55S</td><td></td><td>CPU STPCLK L 7 10 23</td></tr><tr><td>PM_THRMTRIP_L</td><td>CPU_55S</td><td>CPU_2T01</td><td>PM THRMTRIP L 10 16 23 46</td></tr><tr><td>FSB_CPUSLP_L</td><td>CPU_55S</td><td></td><td>FSB CPUSLP L 7 10 14</td></tr><tr><td>PM DPRSLPVR</td><td>CPU_55S</td><td>CPU_2T01</td><td>PM DPRSLPVR 7 16 25 59</td></tr><tr><td>(See above)</td><td>CPU_55S</td><td>CPU_2T01</td><td>IMVP DPRSLPVR 7 59</td></tr><tr><td>CPU_BSEL0</td><td>CPU_55S</td><td>CPU_2T01</td><td>CPU BSEL<0> 10 30</td></tr><tr><td>(See above)</td><td>CPU_55S</td><td>CPU_2T01</td><td>NB BSEL<0> 13 16 30</td></tr><tr><td>CPU_BSEL1</td><td>CPU_55S</td><td>CPU_2T01</td><td>CPU BSEL<1> 10 30</td></tr><tr><td>(See above)</td><td>CPU_55S</td><td>CPU_2T01</td><td>NB BSEL<1> 13 16 30</td></tr><tr><td>CPU_BSEL2</td><td>CPU_55S</td><td>CPU_2T01</td><td>CPU BSEL<2> 10 30</td></tr><tr><td>(See above)</td><td>CPU_55S</td><td>CPU_2T01</td><td>NB BSEL<2> 13 16 30</td></tr><tr><td>CPU_DPRSTP_L</td><td>CPU_55S</td><td>CPU_2T01</td><td>CPU DPRSTP L 7 10 16 23 59</td></tr><tr><td>CPU_GTLREF</td><td>CPU_55S</td><td>CPU_GTLREF</td><td>CPU GTLREF 10</td></tr><tr><td>CPU_COMP</td><td>CPU_55S</td><td>CPU_COMP</td><td>CPU COMP<3> 10</td></tr><tr><td>CPU_COMP</td><td>CPU_27P4S</td><td>CPU_COMP</td><td>CPU COMP<2> 10</td></tr><tr><td>CPU_COMP</td><td>CPU_55S</td><td>CPU_COMP</td><td>CPU COMP<1> 10</td></tr><tr><td>CPU_COMP</td><td>CPU_27P4S</td><td>CPU_COMP</td><td>CPU COMP<0> 10</td></tr><tr><td>XDP_TDI</td><td>CPU_55S</td><td>CPU_ITP</td><td>XDP TDI 10 13</td></tr><tr><td>XDP_TDO</td><td>CPU_55S</td><td>CPU_ITP</td><td>XDP TDO 10 13</td></tr><tr><td>XDP_TMS</td><td>CPU_55S</td><td>CPU_ITP</td><td>XDP TMS 10 13</td></tr><tr><td>XDP_TCK</td><td>CPU_55S</td><td>CPU_ITP</td><td>XDP TCK 10 13</td></tr><tr><td>XDP_TRST_L</td><td>CPU_55S</td><td>CPU_ITP</td><td>XDP TRST L 10 13</td></tr><tr><td>XDP_BPM_L</td><td>CPU_55S</td><td>CPU_ITP</td><td>XDP BPM L<4..0> 10 13</td></tr><tr><td>XDP_BPM_L5</td><td>CPU_55S</td><td>CPU_ITP</td><td>XDP BPM L<5> 10 13</td></tr><tr><td>CLK_FSB_100D</td><td>CLK_FSB</td><td></td><td>XDP CLK_P 13 30 88</td></tr><tr><td>CLK_FSB_100D</td><td>CLK_FSB</td><td></td><td>XDP CLK_N 13 30 88</td></tr><tr><td>(FSB_CPURST_L)</td><td>CPU_55S</td><td>CPU_ITP</td><td>XDP CPURST_L 13</td></tr><tr><td>CPU_55S</td><td>CPU_2T01</td><td></td><td>CPU VID<6..0> 11 12</td></tr><tr><td>CPU_55S</td><td>CPU_2T01</td><td></td><td>IMVP6_VID<6..0> 7 12 59</td></tr><tr><td>CPU_VCCSENSE</td><td>CPU_27P4S</td><td>CPU_VCCSENSE</td><td>CPU_VCCSENSE_P 11 59</td></tr><tr><td>CPU_VCCSENSE</td><td>CPU_27P4S</td><td>CPU_VCCSENSE</td><td>CPU_VCCSENSE_N 11 59</td></tr><tr><td></td><td>CPU_27P4S</td><td>CPU_VCCSENSE</td><td>IMVP6_VSEN_P 59</td></tr><tr><td></td><td>CPU_27P4S</td><td>CPU_VCCSENSE</td><td>IMVP6_VSEN_N 59</td></tr></table>																NET_TYPE				ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING		FSB_COMMON	FSB_55S	FSB_COMMON	FSB ADS L 7 10 14	FSB_COMMON	FSB_55S	FSB_COMMON	FSB BNR L 7 10 14	FSB_COMMON	FSB_55S	FSB_COMMON	FSB BPRI L 10 14	FSB_COMMON	FSB_55S	FSB_COMMON	FSB BREQ0 L 7 10 14	FSB_COMMON	FSB_55S	FSB_COMMON	FSB DBSY L 7 10 14	FSB_COMMON	FSB_55S	FSB_COMMON	FSB DEFER L 10 14	FSB_COMMON	FSB_55S	FSB_COMMON	FSB DPWR L 7 10 14	FSB_COMMON	FSB_55S	FSB_COMMON	FSB DRDY L 7 10 14	FSB_COMMON	FSB_55S	FSB_COMMON	FSB HIT L 7 10 14	FSB_COMMON	FSB_55S	FSB_COMMON	FSB HITM L 7 10 14	FSB_COMMON	FSB_55S	FSB_COMMON	FSB LOCK L 7 10 14	FSB_COMMON	FSB_55S	FSB_COMMON	FSB RS L<2..0> 10 14	FSB_COMMON	FSB_55S	FSB_COMMON	FSB TRDY L 10 14	FSB_CPURST_L	FSB_55S	FSB_COMMON	FSB CPURST L 7 10 13 14	FSB_DATA_GROUP0	FSB_55S	FSB_DATA	FSB D L<15..0> 7 10 14	FSB_DATA_GROUP0	FSB_55S	FSB_DATA	FSB DINV L<0> 7 10 14	FSB_DSTB0	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<0> 7 10 14		FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<0> 7 10 14	FSB_DATA_GROUP1	FSB_55S	FSB_DATA	FSB D L<31..16> 7 10 14	FSB_DATA_GROUP1	FSB_55S	FSB_DATA	FSB DINV L<1> 7 10 14	FSB_DSTB1	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<1> 7 10 14		FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<1> 7 10 14	FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB D L<47..32> 7 10 14	FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB DINV L<2> 7 10 14	FSB_DSTB2	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<2> 7 10 14		FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<2> 7 10 14	FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB D L<63..48> 7 10 14	FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB DINV L<3> 7 10 14	FSB_DSTB3	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<3> 7 10 14		FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<3> 7 10 14	FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB A L<16..3> 7 10 14	FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB REQ L<4..0> 7 10 14	FSB_ADSTB0	FSB_55S	FSB_ADSTB	FSB ADSTB L<0> 7 10 14	FSB_ADDR_GROUP1	FSB_55S	FSB_ADDR	FSB A L<35..17> 7 10 14	FSB_ADSTB1	FSB_55S	FSB_ADSTB	FSB ADSTB L<1> 7 10 14	CPU_IERR_L	CPU_55S		CPU IERR L 10	CPU_FERR_L	CPU_55S		CPU FERR L 10 23	CPU_PROCHOT_L	CPU_55S	CPU_2T01	CPU PROCHOT L 10 46 59	CPU_PWRGD	CPU_55S		CPU PWRGD 7 10 13 23	CPU_FROM_SB	CPU_55S		CPU INTR 10 23	CPU_FROM_SB	CPU_55S		CPU NMI 10 23	CPU_FROM_SB	CPU_55S		CPU A20M L 10 23	CPU_FROM_SB	CPU_55S		CPU DPSLP L 7 10 23	CPU_FROM_SB	CPU_55S		CPU IGNNE L 10 23	CPU_INIT_L	CPU_55S		CPU INIT L 10 23 47	CPU_FROM_SB	CPU_55S		CPU SMI L 10 23	CPU_FROM_SB	CPU_55S		CPU STPCLK L 7 10 23	PM_THRMTRIP_L	CPU_55S	CPU_2T01	PM THRMTRIP L 10 16 23 46	FSB_CPUSLP_L	CPU_55S		FSB CPUSLP L 7 10 14	PM DPRSLPVR	CPU_55S	CPU_2T01	PM DPRSLPVR 7 16 25 59	(See above)	CPU_55S	CPU_2T01	IMVP DPRSLPVR 7 59	CPU_BSEL0	CPU_55S	CPU_2T01	CPU BSEL<0> 10 30	(See above)	CPU_55S	CPU_2T01	NB BSEL<0> 13 16 30	CPU_BSEL1	CPU_55S	CPU_2T01	CPU BSEL<1> 10 30	(See above)	CPU_55S	CPU_2T01	NB BSEL<1> 13 16 30	CPU_BSEL2	CPU_55S	CPU_2T01	CPU BSEL<2> 10 30	(See above)	CPU_55S	CPU_2T01	NB BSEL<2> 13 16 30	CPU_DPRSTP_L	CPU_55S	CPU_2T01	CPU DPRSTP L 7 10 16 23 59	CPU_GTLREF	CPU_55S	CPU_GTLREF	CPU GTLREF 10	CPU_COMP	CPU_55S	CPU_COMP	CPU COMP<3> 10	CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<2> 10	CPU_COMP	CPU_55S	CPU_COMP	CPU COMP<1> 10	CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<0> 10	XDP_TDI	CPU_55S	CPU_ITP	XDP TDI 10 13	XDP_TDO	CPU_55S	CPU_ITP	XDP TDO 10 13	XDP_TMS	CPU_55S	CPU_ITP	XDP TMS 10 13	XDP_TCK	CPU_55S	CPU_ITP	XDP TCK 10 13	XDP_TRST_L	CPU_55S	CPU_ITP	XDP TRST L 10 13	XDP_BPM_L	CPU_55S	CPU_ITP	XDP BPM L<4..0> 10 13	XDP_BPM_L5	CPU_55S	CPU_ITP	XDP BPM L<5> 10 13	CLK_FSB_100D	CLK_FSB		XDP CLK_P 13 30 88	CLK_FSB_100D	CLK_FSB		XDP CLK_N 13 30 88	(FSB_CPURST_L)	CPU_55S	CPU_ITP	XDP CPURST_L 13	CPU_55S	CPU_2T01		CPU VID<6..0> 11 12	CPU_55S	CPU_2T01		IMVP6_VID<6..0> 7 12 59	CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_P 11 59	CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_N 11 59		CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN_P 59		CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN_N 59
NET_TYPE																																																																																																																																																																																																																																																																																																																																																			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING																																																																																																																																																																																																																																																																																																																																																	
FSB_COMMON	FSB_55S	FSB_COMMON	FSB ADS L 7 10 14																																																																																																																																																																																																																																																																																																																																																
FSB_COMMON	FSB_55S	FSB_COMMON	FSB BNR L 7 10 14																																																																																																																																																																																																																																																																																																																																																
FSB_COMMON	FSB_55S	FSB_COMMON	FSB BPRI L 10 14																																																																																																																																																																																																																																																																																																																																																
FSB_COMMON	FSB_55S	FSB_COMMON	FSB BREQ0 L 7 10 14																																																																																																																																																																																																																																																																																																																																																
FSB_COMMON	FSB_55S	FSB_COMMON	FSB DBSY L 7 10 14																																																																																																																																																																																																																																																																																																																																																
FSB_COMMON	FSB_55S	FSB_COMMON	FSB DEFER L 10 14																																																																																																																																																																																																																																																																																																																																																
FSB_COMMON	FSB_55S	FSB_COMMON	FSB DPWR L 7 10 14																																																																																																																																																																																																																																																																																																																																																
FSB_COMMON	FSB_55S	FSB_COMMON	FSB DRDY L 7 10 14																																																																																																																																																																																																																																																																																																																																																
FSB_COMMON	FSB_55S	FSB_COMMON	FSB HIT L 7 10 14																																																																																																																																																																																																																																																																																																																																																
FSB_COMMON	FSB_55S	FSB_COMMON	FSB HITM L 7 10 14																																																																																																																																																																																																																																																																																																																																																
FSB_COMMON	FSB_55S	FSB_COMMON	FSB LOCK L 7 10 14																																																																																																																																																																																																																																																																																																																																																
FSB_COMMON	FSB_55S	FSB_COMMON	FSB RS L<2..0> 10 14																																																																																																																																																																																																																																																																																																																																																
FSB_COMMON	FSB_55S	FSB_COMMON	FSB TRDY L 10 14																																																																																																																																																																																																																																																																																																																																																
FSB_CPURST_L	FSB_55S	FSB_COMMON	FSB CPURST L 7 10 13 14																																																																																																																																																																																																																																																																																																																																																
FSB_DATA_GROUP0	FSB_55S	FSB_DATA	FSB D L<15..0> 7 10 14																																																																																																																																																																																																																																																																																																																																																
FSB_DATA_GROUP0	FSB_55S	FSB_DATA	FSB DINV L<0> 7 10 14																																																																																																																																																																																																																																																																																																																																																
FSB_DSTB0	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<0> 7 10 14																																																																																																																																																																																																																																																																																																																																																
	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<0> 7 10 14																																																																																																																																																																																																																																																																																																																																																
FSB_DATA_GROUP1	FSB_55S	FSB_DATA	FSB D L<31..16> 7 10 14																																																																																																																																																																																																																																																																																																																																																
FSB_DATA_GROUP1	FSB_55S	FSB_DATA	FSB DINV L<1> 7 10 14																																																																																																																																																																																																																																																																																																																																																
FSB_DSTB1	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<1> 7 10 14																																																																																																																																																																																																																																																																																																																																																
	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<1> 7 10 14																																																																																																																																																																																																																																																																																																																																																
FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB D L<47..32> 7 10 14																																																																																																																																																																																																																																																																																																																																																
FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB DINV L<2> 7 10 14																																																																																																																																																																																																																																																																																																																																																
FSB_DSTB2	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<2> 7 10 14																																																																																																																																																																																																																																																																																																																																																
	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<2> 7 10 14																																																																																																																																																																																																																																																																																																																																																
FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB D L<63..48> 7 10 14																																																																																																																																																																																																																																																																																																																																																
FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB DINV L<3> 7 10 14																																																																																																																																																																																																																																																																																																																																																
FSB_DSTB3	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<3> 7 10 14																																																																																																																																																																																																																																																																																																																																																
	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<3> 7 10 14																																																																																																																																																																																																																																																																																																																																																
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB A L<16..3> 7 10 14																																																																																																																																																																																																																																																																																																																																																
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB REQ L<4..0> 7 10 14																																																																																																																																																																																																																																																																																																																																																
FSB_ADSTB0	FSB_55S	FSB_ADSTB	FSB ADSTB L<0> 7 10 14																																																																																																																																																																																																																																																																																																																																																
FSB_ADDR_GROUP1	FSB_55S	FSB_ADDR	FSB A L<35..17> 7 10 14																																																																																																																																																																																																																																																																																																																																																
FSB_ADSTB1	FSB_55S	FSB_ADSTB	FSB ADSTB L<1> 7 10 14																																																																																																																																																																																																																																																																																																																																																
CPU_IERR_L	CPU_55S		CPU IERR L 10																																																																																																																																																																																																																																																																																																																																																
CPU_FERR_L	CPU_55S		CPU FERR L 10 23																																																																																																																																																																																																																																																																																																																																																
CPU_PROCHOT_L	CPU_55S	CPU_2T01	CPU PROCHOT L 10 46 59																																																																																																																																																																																																																																																																																																																																																
CPU_PWRGD	CPU_55S		CPU PWRGD 7 10 13 23																																																																																																																																																																																																																																																																																																																																																
CPU_FROM_SB	CPU_55S		CPU INTR 10 23																																																																																																																																																																																																																																																																																																																																																
CPU_FROM_SB	CPU_55S		CPU NMI 10 23																																																																																																																																																																																																																																																																																																																																																
CPU_FROM_SB	CPU_55S		CPU A20M L 10 23																																																																																																																																																																																																																																																																																																																																																
CPU_FROM_SB	CPU_55S		CPU DPSLP L 7 10 23																																																																																																																																																																																																																																																																																																																																																
CPU_FROM_SB	CPU_55S		CPU IGNNE L 10 23																																																																																																																																																																																																																																																																																																																																																
CPU_INIT_L	CPU_55S		CPU INIT L 10 23 47																																																																																																																																																																																																																																																																																																																																																
CPU_FROM_SB	CPU_55S		CPU SMI L 10 23																																																																																																																																																																																																																																																																																																																																																
CPU_FROM_SB	CPU_55S		CPU STPCLK L 7 10 23																																																																																																																																																																																																																																																																																																																																																
PM_THRMTRIP_L	CPU_55S	CPU_2T01	PM THRMTRIP L 10 16 23 46																																																																																																																																																																																																																																																																																																																																																
FSB_CPUSLP_L	CPU_55S		FSB CPUSLP L 7 10 14																																																																																																																																																																																																																																																																																																																																																
PM DPRSLPVR	CPU_55S	CPU_2T01	PM DPRSLPVR 7 16 25 59																																																																																																																																																																																																																																																																																																																																																
(See above)	CPU_55S	CPU_2T01	IMVP DPRSLPVR 7 59																																																																																																																																																																																																																																																																																																																																																
CPU_BSEL0	CPU_55S	CPU_2T01	CPU BSEL<0> 10 30																																																																																																																																																																																																																																																																																																																																																
(See above)	CPU_55S	CPU_2T01	NB BSEL<0> 13 16 30																																																																																																																																																																																																																																																																																																																																																
CPU_BSEL1	CPU_55S	CPU_2T01	CPU BSEL<1> 10 30																																																																																																																																																																																																																																																																																																																																																
(See above)	CPU_55S	CPU_2T01	NB BSEL<1> 13 16 30																																																																																																																																																																																																																																																																																																																																																
CPU_BSEL2	CPU_55S	CPU_2T01	CPU BSEL<2> 10 30																																																																																																																																																																																																																																																																																																																																																
(See above)	CPU_55S	CPU_2T01	NB BSEL<2> 13 16 30																																																																																																																																																																																																																																																																																																																																																
CPU_DPRSTP_L	CPU_55S	CPU_2T01	CPU DPRSTP L 7 10 16 23 59																																																																																																																																																																																																																																																																																																																																																
CPU_GTLREF	CPU_55S	CPU_GTLREF	CPU GTLREF 10																																																																																																																																																																																																																																																																																																																																																
CPU_COMP	CPU_55S	CPU_COMP	CPU COMP<3> 10																																																																																																																																																																																																																																																																																																																																																
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<2> 10																																																																																																																																																																																																																																																																																																																																																
CPU_COMP	CPU_55S	CPU_COMP	CPU COMP<1> 10																																																																																																																																																																																																																																																																																																																																																
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<0> 10																																																																																																																																																																																																																																																																																																																																																
XDP_TDI	CPU_55S	CPU_ITP	XDP TDI 10 13																																																																																																																																																																																																																																																																																																																																																
XDP_TDO	CPU_55S	CPU_ITP	XDP TDO 10 13																																																																																																																																																																																																																																																																																																																																																
XDP_TMS	CPU_55S	CPU_ITP	XDP TMS 10 13																																																																																																																																																																																																																																																																																																																																																
XDP_TCK	CPU_55S	CPU_ITP	XDP TCK 10 13																																																																																																																																																																																																																																																																																																																																																
XDP_TRST_L	CPU_55S	CPU_ITP	XDP TRST L 10 13																																																																																																																																																																																																																																																																																																																																																
XDP_BPM_L	CPU_55S	CPU_ITP	XDP BPM L<4..0> 10 13																																																																																																																																																																																																																																																																																																																																																
XDP_BPM_L5	CPU_55S	CPU_ITP	XDP BPM L<5> 10 13																																																																																																																																																																																																																																																																																																																																																
CLK_FSB_100D	CLK_FSB		XDP CLK_P 13 30 88																																																																																																																																																																																																																																																																																																																																																
CLK_FSB_100D	CLK_FSB		XDP CLK_N 13 30 88																																																																																																																																																																																																																																																																																																																																																
(FSB_CPURST_L)	CPU_55S	CPU_ITP	XDP CPURST_L 13																																																																																																																																																																																																																																																																																																																																																
CPU_55S	CPU_2T01		CPU VID<6..0> 11 12																																																																																																																																																																																																																																																																																																																																																
CPU_55S	CPU_2T01		IMVP6_VID<6..0> 7 12 59																																																																																																																																																																																																																																																																																																																																																
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_P 11 59																																																																																																																																																																																																																																																																																																																																																
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_N 11 59																																																																																																																																																																																																																																																																																																																																																
	CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN_P 59																																																																																																																																																																																																																																																																																																																																																
	CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN_N 59																																																																																																																																																																																																																																																																																																																																																
<table><tr><td colspan="16">CPU/FSB Constraints</td></tr><tr><td colspan="16">SYNC_MASTER=T9_NAME SYNC_DATE=01/25/2007</td></tr><tr><td colspan="16">NOTICE OF PROPRIETARY PROPERTY</td></tr><tr><td colspan="16">THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</td></tr><tr><td colspan="16">I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</td></tr><tr><td colspan="16">II NOT TO REPRODUCE OR COPY IT</td></tr><tr><td colspan="16">III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</td></tr><tr><td colspan="12"> APPLE INC.</td><td>SIZE D</td><td>DRAWING NUMBER 051-7520</td><td colspan="2">REV. B</td></tr><tr><td colspan="12"></td><td>SCALE NONE</td><td>SHT 100</td><td>OF 109</td><td></td></tr></table>																CPU/FSB Constraints																SYNC_MASTER=T9_NAME SYNC_DATE=01/25/2007																NOTICE OF PROPRIETARY PROPERTY																THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING																I TO MAINTAIN THE DOCUMENT IN CONFIDENCE																II NOT TO REPRODUCE OR COPY IT																III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART																 APPLE INC.												SIZE D	DRAWING NUMBER 051-7520	REV. B														SCALE NONE	SHT 100	OF 109																																																																																																																																																																																					
CPU/FSB Constraints																																																																																																																																																																																																																																																																																																																																																			
SYNC_MASTER=T9_NAME SYNC_DATE=01/25/2007																																																																																																																																																																																																																																																																																																																																																			
NOTICE OF PROPRIETARY PROPERTY																																																																																																																																																																																																																																																																																																																																																			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING																																																																																																																																																																																																																																																																																																																																																			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE																																																																																																																																																																																																																																																																																																																																																			
II NOT TO REPRODUCE OR COPY IT																																																																																																																																																																																																																																																																																																																																																			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART																																																																																																																																																																																																																																																																																																																																																			
 APPLE INC.												SIZE D	DRAWING NUMBER 051-7520	REV. B																																																																																																																																																																																																																																																																																																																																					
												SCALE NONE	SHT 100	OF 109																																																																																																																																																																																																																																																																																																																																					
8		7		6		5		4		3		2		1																																																																																																																																																																																																																																																																																																																																					

8

7

6

5

4

3

2

1

PCI-Express / DMI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
DMI_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	20 MIL	?
DMI	*	20 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 7.2, 9.2 & 10.5

Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CRT_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CRT_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LVDS	*	20 MIL	?
CRT	*	25 MIL	?
CRT_2CRT	*	20 MIL	?
CRT_SYNC	*	25 MIL	?
CRT_SYNC2SYNC	*	20 MIL	?
TVDAC	*	25 MIL	?
TVDAC_2TVDAC	*	20 MIL	?

DG Says 40 mil spacing minimum

DG Says 30 mil spacing minimum

DG Says 40 mil spacing minimum

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CRT	CRT	*	CRT_2CRT
CRT_SYNC	CRT_SYNC	*	CRT_SYNC2SYNC
TVDAC	TVDAC	*	TVDAC_2TVDAC

LVDS signals are 100-ohm +/- 20% differential impedance.
CRT & TVDAC signal single-ended impedance varies by location:
- 37.5-ohm +/- 15% from GMCH to first termination resistor.
- 50-ohm +/- 15% from first to second termination resistor.
- 55-ohm +/- 15% from second termination resistor to connector.
CRT_HSYNC/CRT_VSYNC signals are 55-ohm +/- 15% single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 8.1 - 8.3.

NET_TYPE

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING		
PEG_R2D	PCIE_100D	PCIE	PEG R2D P<15..0>	68
	PCIE_100D	PCIE	PEG R2D N<15..0>	68
	PCIE_100D	PCIE	PEG R2D C P<15..0>	15 68
	PCIE_100D	PCIE	PEG R2D C N<15..0>	15 68
PEG_D2R	PCIE_100D	PCIE	PEG D2R P<15..0>	15 68
	PCIE_100D	PCIE	PEG D2R N<15..0>	15 68
	PCIE_100D	PCIE	PEG D2R C P<15..0>	68
	PCIE_100D	PCIE	PEG D2R C N<15..0>	68
DMI_N2S	DMI_100D	DMI	DMI N2S P<3..0>	16 24
	DMI_100D	DMI	DMI N2S N<3..0>	16 24
DMI_S2N	DMI_100D	DMI	DMI S2N P<3..0>	16 24
	DMI_100D	DMI	DMI S2N N<3..0>	16 24
LVDS_A_CLK	LVDS_100D	LVDS	LVDS A CLK P	15 79
LVDS_A_CLK	LVDS_100D	LVDS	LVDS A CLK N	15 79
LVDS_A_DATA	LVDS_100D	LVDS	LVDS A DATA P<2..0>	15 79
LVDS_A_DATA	LVDS_100D	LVDS	LVDS A DATA N<2..0>	15 79
LVDS_A_DATA3	LVDS_100D	LVDS	LVDS A DATA P<3>	
LVDS_A_DATA3	LVDS_100D	LVDS	LVDS A DATA N<3>	
LVDS_B_CLK	LVDS_100D	LVDS	LVDS B CLK P	15 79
LVDS_B_CLK	LVDS_100D	LVDS	LVDS B CLK N	15 79
LVDS_B_DATA	LVDS_100D	LVDS	LVDS B DATA P<2..0>	15 79
LVDS_B_DATA	LVDS_100D	LVDS	LVDS B DATA N<2..0>	15 79
LVDS_B_DATA3	LVDS_100D	LVDS	LVDS B DATA P<3>	
LVDS_B_DATA3	LVDS_100D	LVDS	LVDS B DATA N<3>	
LVDS_IBG		LVDS	LVDS IBG	15 22
CRT_TVO_IREF		CRT	CRT TVO IREF	
CRT_RED	CRT_50S	CRT	CRT RED	
CRT_GREEN	CRT_50S	CRT	CRT GREEN	
CRT_BLUE	CRT_50S	CRT	CRT BLUE	
CRT_SYNC	CRT_55S	CRT_SYNC	CRT HSYNC R	
CRT_SYNC	CRT_55S	CRT_SYNC	CRT VSYNC R	
TV_A_DAC	CRT_50S	TVDAC	TV A DAC	
TV_B_DAC	CRT_50S	TVDAC	TV B DAC	
TV_C_DAC	CRT_50S	TVDAC	TV C DAC	

8

7

6

5

4

3

2

1

NB Constraints

SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7520	B
SCALE NONE	SHT 101	OF 109

8

7

6

5


4

3

2

1

www.laptop-schematics.com



8

7

6

5

4

3

2

1

A

B

C

D

www.laptop-schematics.com

8		7		6		5		4		3		2		1																																																																																																																																																																										
M75/M76 Board-Specific Spacing & Physical Constraints																																																																																																																																																																																								
<table><tr><td colspan="6">BOARD LAYERS</td><td colspan="2">BOARD AREAS</td><td>BOARD UNITS (MIL OR MM)</td><td>ALLEGRO VERSION</td></tr><tr><td colspan="6">TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM</td><td colspan="2">NO_TYPE, BGA</td><td>MM</td><td>15.5.1</td></tr></table>																BOARD LAYERS						BOARD AREAS		BOARD UNITS (MIL OR MM)	ALLEGRO VERSION	TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM						NO_TYPE, BGA		MM	15.5.1																																																																																																																																																					
BOARD LAYERS						BOARD AREAS		BOARD UNITS (MIL OR MM)	ALLEGRO VERSION																																																																																																																																																																															
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM						NO_TYPE, BGA		MM	15.5.1																																																																																																																																																																															
D	PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																																																																																																																																																																															
	DEFAULT		*	Y	=55_OHM_SE	=55_OHM_SE	30 MM	0 MM	0 MM																																																																																																																																																																															
	STANDARD		*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT																																																																																																																																																																															
	PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																																																																																																																																																																															
	55_OHM_SE		TOP, BOTTOM	Y	0.100 MM	0.100 MM																																																																																																																																																																																		
	55_OHM_SE		ISL2, ISL11	Y	0.250 MM	0.076 MM																																																																																																																																																																																		
	55_OHM_SE		*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD																																																																																																																																																																															
	PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																																																																																																																																																																															
	50_OHM_SE		TOP, BOTTOM	Y	0.125 MM	0.125 MM																																																																																																																																																																																		
	50_OHM_SE		*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD																																																																																																																																																																															
C	PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																																																																																																																																																																															
	45_OHM_SE		TOP, BOTTOM	Y	0.150 MM	0.150 MM																																																																																																																																																																																		
	45_OHM_SE		*	Y	0.105 MM	0.105 MM	=STANDARD	=STANDARD	=STANDARD																																																																																																																																																																															
	PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																																																																																																																																																																															
	40_OHM_SE		TOP, BOTTOM	Y	0.185 MM	0.185 MM																																																																																																																																																																																		
	40_OHM_SE		*	Y	0.131 MM	0.131 MM	=STANDARD	=STANDARD	=STANDARD																																																																																																																																																																															
	PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																																																																																																																																																																															
	27P4_OHM_SE		TOP, BOTTOM	Y	0.335 MM	0.335 MM																																																																																																																																																																																		
	27P4_OHM_SE		*	Y	0.240 MM	0.240 MM	=STANDARD	=STANDARD	=STANDARD																																																																																																																																																																															
	B	PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																																																																																																																																																																														
70_OHM_DIFF		*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD																																																																																																																																																																																
70_OHM_DIFF		ISL3, ISL4	Y	0.149 MM	0.149 MM		0.125 MM	0.125 MM																																																																																																																																																																																
70_OHM_DIFF		ISL9, ISL10	Y	0.149 MM	0.149 MM		0.125 MM	0.125 MM																																																																																																																																																																																
70_OHM_DIFF		ISL2, ISL11	Y	0.185 MM	0.185 MM		0.125 MM	0.125 MM																																																																																																																																																																																
70_OHM_DIFF		TOP, BOTTOM	Y	0.185 MM	0.185 MM		0.125 MM	0.125 MM																																																																																																																																																																																
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																																																																																																																																																																																
80_OHM_DIFF		*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD																																																																																																																																																																																
80_OHM_DIFF		ISL3, ISL4	Y	0.115 MM	0.115 MM		0.125 MM	0.125 MM																																																																																																																																																																																
80_OHM_DIFF		ISL9, ISL10	Y	0.115 MM	0.115 MM		0.125 MM	0.125 MM																																																																																																																																																																																
A	PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																																																																																																																																																																															
	85_OHM_DIFF		*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD																																																																																																																																																																															
	85_OHM_DIFF		ISL3, ISL4	Y	0.101 MM	0.101 MM		0.125 MM	0.125 MM																																																																																																																																																																															
	85_OHM_DIFF		ISL9, ISL10	Y	0.101 MM	0.101 MM		0.125 MM	0.125 MM																																																																																																																																																																															
	85_OHM_DIFF		ISL2, ISL11	Y	0.125 MM	0.125 MM		0.125 MM	0.125 MM																																																																																																																																																																															
	85_OHM_DIFF		TOP, BOTTOM	Y	0.125 MM	0.125 MM		0.125 MM	0.125 MM																																																																																																																																																																															
	PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																																																																																																																																																																															
	90_OHM_DIFF		*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD																																																																																																																																																																															
	90_OHM_DIFF		ISL3, ISL4	Y	0.102 MM	0.102 MM		0.220 MM	0.220 MM																																																																																																																																																																															
	90_OHM_DIFF		ISL9, ISL10	Y	0.102 MM	0.102 MM		0.220 MM	0.220 MM																																																																																																																																																																															
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																																																																																																																																																																																
100_OHM_DIFF		*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD																																																																																																																																																																																
100_OHM_DIFF		ISL3, ISL4	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM																																																																																																																																																																																
100_OHM_DIFF		ISL9, ISL10	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM																																																																																																																																																																																
100_OHM_DIFF		ISL2, ISL11	Y	0.099 MM	0.099 MM		0.200 MM	0.200 MM																																																																																																																																																																																
100_OHM_DIFF		TOP, BOTTOM	Y	0.099 MM	0.099 MM		0.200 MM	0.200 MM																																																																																																																																																																																
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																																																																																																																																																																																
110_OHM_DIFF		*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD																																																																																																																																																																																
110_OHM_DIFF		ISL3, ISL4	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM																																																																																																																																																																																
110_OHM_DIFF		ISL9, ISL10	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM																																																																																																																																																																																
110_OHM_DIFF		ISL2, ISL11	Y	0.089 MM	0.089 MM		0.330 MM	0.330 MM																																																																																																																																																																																
110_OHM_DIFF		TOP, BOTTOM	Y	0.089 MM	0.089 MM		0.330 MM	0.330 MM																																																																																																																																																																																
<table><tr><td colspan="2">SPACING_RULE_SET</td><td>LAYER</td><td>LINE-TO-LINE SPACING</td><td>WEIGHT</td></tr><tr><td colspan="2">DEFAULT</td><td>*</td><td>0.1 MM</td><td>?</td></tr><tr><td colspan="2">STANDARD</td><td>*</td><td>=DEFAULT</td><td>?</td></tr><tr><td colspan="2">BGA_P1MM</td><td>*</td><td>=DEFAULT</td><td>?</td></tr><tr><td colspan="2">BGA_P2MM</td><td>*</td><td>=DEFAULT</td><td>?</td></tr><tr><td colspan="2">BGA_P3MM</td><td>*</td><td>=DEFAULT</td><td>?</td></tr></table> <table><tr><td colspan="2">SPACING_RULE_SET</td><td>LAYER</td><td>LINE-TO-LINE SPACING</td><td>WEIGHT</td></tr><tr><td colspan="2">1.5:1_SPACING</td><td>*</td><td>0.15 MM</td><td>?</td></tr><tr><td colspan="2">1.8:1_SPACING</td><td>*</td><td>0.18 MM</td><td>?</td></tr><tr><td colspan="2">2:1_SPACING</td><td>*</td><td>0.2 MM</td><td>?</td></tr><tr><td colspan="2">2.5:1_SPACING</td><td>*</td><td>0.25 MM</td><td>?</td></tr><tr><td colspan="2">3:1_SPACING</td><td>*</td><td>0.3 MM</td><td>?</td></tr><tr><td colspan="2">4:1_SPACING</td><td>*</td><td>0.4 MM</td><td>?</td></tr></table> <table><tr><td>NET_SPACING_TYPE1</td><td>NET_SPACING_TYPE2</td><td>AREA_TYPE</td><td>SPACING_RULE_SET</td></tr><tr><td>*</td><td>*</td><td>BGA</td><td>BGA_P1MM</td></tr><tr><td>MEM_CLK</td><td>*</td><td>BGA</td><td>BGA_P2MM</td></tr><tr><td>CLK_FSB</td><td>*</td><td>BGA</td><td>BGA_P2MM</td></tr><tr><td>CLK_PCIE</td><td>*</td><td>BGA</td><td>BGA_P2MM</td></tr><tr><td>CLK_MED</td><td>*</td><td>BGA</td><td>BGA_P2MM</td></tr><tr><td>CLK_SLOW</td><td>*</td><td>BGA</td><td>BGA_P2MM</td></tr><tr><td>FSB_DSTB</td><td>FSB_DSTB</td><td>BGA</td><td>BGA_P3MM</td></tr></table> <table><tr><td>PHYSICAL_RULE_SET</td><td>LAYER</td><td>ALLOW ROUTE ON LAYER?</td><td>MINIMUM LINE WIDTH</td><td>MINIMUM NECK WIDTH</td><td>MAXIMUM NECK LENGTH</td><td>DIFFPAIR PRIMARY GAP</td><td>DIFFPAIR NECK GAP</td></tr><tr><td>1:1_DIFFPAIR</td><td>*</td><td>Y</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td><td>0.1 MM</td><td>0.1 MM</td></tr></table> <table><tr><td>PHYSICAL_RULE_SET</td><td>LAYER</td><td>ALLOW ROUTE ON LAYER?</td><td>MINIMUM LINE WIDTH</td><td>MINIMUM NECK WIDTH</td><td>MAXIMUM NECK LENGTH</td><td>DIFFPAIR PRIMARY GAP</td><td>DIFFPAIR NECK GAP</td></tr><tr><td>100_OHM_DIFF</td><td>*</td><td>N</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td></tr><tr><td>100_OHM_DIFF</td><td>ISL3, ISL4</td><td>Y</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td></tr><tr><td>100_OHM_DIFF</td><td>ISL3, ISL4</td><td>Y</td><td></td><td>0.075 MM</td><td></td><td></td><td>0.125 MM</td></tr><tr><td>100_OHM_DIFF</td><td>ISL9, ISL10</td><td>Y</td><td></td><td>0.075 MM</td><td></td><td></td><td>0.125 MM</td></tr><tr><td>100_OHM_DIFF</td><td>ISL2, ISL11</td><td>Y</td><td></td><td>0.085 MM</td><td></td><td></td><td>0.140 MM</td></tr><tr><td>100_OHM_DIFF</td><td>TOP, BOTTOM</td><td>Y</td><td></td><td>0.085 MM</td><td></td><td></td><td>0.140 MM</td></tr></table> <p>NOTE: 100_OHM_DIFF_BGA is for select 100-ohm differential pairs with routing difficulties through BGAs. Default width/spacing is 100-ohm differential, but pairs can neck to 95-ohms without DRC.</p>																SPACING_RULE_SET		LAYER	LINE-TO-LINE SPACING	WEIGHT	DEFAULT		*	0.1 MM	?	STANDARD		*	=DEFAULT	?	BGA_P1MM		*	=DEFAULT	?	BGA_P2MM		*	=DEFAULT	?	BGA_P3MM		*	=DEFAULT	?	SPACING_RULE_SET		LAYER	LINE-TO-LINE SPACING	WEIGHT	1.5:1_SPACING		*	0.15 MM	?	1.8:1_SPACING		*	0.18 MM	?	2:1_SPACING		*	0.2 MM	?	2.5:1_SPACING		*	0.25 MM	?	3:1_SPACING		*	0.3 MM	?	4:1_SPACING		*	0.4 MM	?	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	*	*	BGA	BGA_P1MM	MEM_CLK	*	BGA	BGA_P2MM	CLK_FSB	*	BGA	BGA_P2MM	CLK_PCIE	*	BGA	BGA_P2MM	CLK_MED	*	BGA	BGA_P2MM	CLK_SLOW	*	BGA	BGA_P2MM	FSB_DSTB	FSB_DSTB	BGA	BGA_P3MM	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	100_OHM_DIFF	ISL3, ISL4	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	100_OHM_DIFF	ISL3, ISL4	Y		0.075 MM			0.125 MM	100_OHM_DIFF	ISL9, ISL10	Y		0.075 MM			0.125 MM	100_OHM_DIFF	ISL2, ISL11	Y		0.085 MM			0.140 MM	100_OHM_DIFF	TOP, BOTTOM	Y		0.085 MM			0.140 MM
SPACING_RULE_SET		LAYER	LINE-TO-LINE SPACING	WEIGHT																																																																																																																																																																																				
DEFAULT		*	0.1 MM	?																																																																																																																																																																																				
STANDARD		*	=DEFAULT	?																																																																																																																																																																																				
BGA_P1MM		*	=DEFAULT	?																																																																																																																																																																																				
BGA_P2MM		*	=DEFAULT	?																																																																																																																																																																																				
BGA_P3MM		*	=DEFAULT	?																																																																																																																																																																																				
SPACING_RULE_SET		LAYER	LINE-TO-LINE SPACING	WEIGHT																																																																																																																																																																																				
1.5:1_SPACING		*	0.15 MM	?																																																																																																																																																																																				
1.8:1_SPACING		*	0.18 MM	?																																																																																																																																																																																				
2:1_SPACING		*	0.2 MM	?																																																																																																																																																																																				
2.5:1_SPACING		*	0.25 MM	?																																																																																																																																																																																				
3:1_SPACING		*	0.3 MM	?																																																																																																																																																																																				
4:1_SPACING		*	0.4 MM	?																																																																																																																																																																																				
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																					
*	*	BGA	BGA_P1MM																																																																																																																																																																																					
MEM_CLK	*	BGA	BGA_P2MM																																																																																																																																																																																					
CLK_FSB	*	BGA	BGA_P2MM																																																																																																																																																																																					
CLK_PCIE	*	BGA	BGA_P2MM																																																																																																																																																																																					
CLK_MED	*	BGA	BGA_P2MM																																																																																																																																																																																					
CLK_SLOW	*	BGA	BGA_P2MM																																																																																																																																																																																					
FSB_DSTB	FSB_DSTB	BGA	BGA_P3MM																																																																																																																																																																																					
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																																																																																																																																																																																	
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM																																																																																																																																																																																	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																																																																																																																																																																																	
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD																																																																																																																																																																																	
100_OHM_DIFF	ISL3, ISL4	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF																																																																																																																																																																																	
100_OHM_DIFF	ISL3, ISL4	Y		0.075 MM			0.125 MM																																																																																																																																																																																	
100_OHM_DIFF	ISL9, ISL10	Y		0.075 MM			0.125 MM																																																																																																																																																																																	
100_OHM_DIFF	ISL2, ISL11	Y		0.085 MM			0.140 MM																																																																																																																																																																																	
100_OHM_DIFF	TOP, BOTTOM	Y		0.085 MM			0.140 MM																																																																																																																																																																																	
<table><tr><td colspan="10">M75/M76 Rule Definitions</td></tr><tr><td colspan="10">SYNC_MASTER=M76_MLB SYNC_DATE=02/02/2007</td></tr><tr><td colspan="10">NOTICE OF PROPRIETARY PROPERTY</td></tr><tr><td colspan="10">THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</td></tr><tr><td colspan="10">I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</td></tr><tr><td colspan="10">II NOT TO REPRODUCE OR COPY IT</td></tr><tr><td colspan="10">III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</td></tr><tr><td colspan="10"><table><tr><td rowspan="2">APPLE INC.</td><td>SIZE</td><td>DRAWING NUMBER</td><td>REV.</td></tr><tr><td>D</td><td>051-7520</td><td>B</td></tr><tr><td colspan="2">SCALE</td><td>SHT</td><td>OF</td></tr><tr><td colspan="2">NONE</td><td>109</td><td>109</td></tr></table></td></tr></table>																M75/M76 Rule Definitions										SYNC_MASTER=M76_MLB SYNC_DATE=02/02/2007										NOTICE OF PROPRIETARY PROPERTY										THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING										I TO MAINTAIN THE DOCUMENT IN CONFIDENCE										II NOT TO REPRODUCE OR COPY IT										III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART										<table><tr><td rowspan="2">APPLE INC.</td><td>SIZE</td><td>DRAWING NUMBER</td><td>REV.</td></tr><tr><td>D</td><td>051-7520</td><td>B</td></tr><tr><td colspan="2">SCALE</td><td>SHT</td><td>OF</td></tr><tr><td colspan="2">NONE</td><td>109</td><td>109</td></tr></table>										APPLE INC.	SIZE	DRAWING NUMBER	REV.	D	051-7520	B	SCALE		SHT	OF	NONE		109	109																																																																										
M75/M76 Rule Definitions																																																																																																																																																																																								
SYNC_MASTER=M76_MLB SYNC_DATE=02/02/2007																																																																																																																																																																																								
NOTICE OF PROPRIETARY PROPERTY																																																																																																																																																																																								
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING																																																																																																																																																																																								
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE																																																																																																																																																																																								
II NOT TO REPRODUCE OR COPY IT																																																																																																																																																																																								
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART																																																																																																																																																																																								
<table><tr><td rowspan="2">APPLE INC.</td><td>SIZE</td><td>DRAWING NUMBER</td><td>REV.</td></tr><tr><td>D</td><td>051-7520</td><td>B</td></tr><tr><td colspan="2">SCALE</td><td>SHT</td><td>OF</td></tr><tr><td colspan="2">NONE</td><td>109</td><td>109</td></tr></table>										APPLE INC.	SIZE	DRAWING NUMBER	REV.	D	051-7520	B	SCALE		SHT	OF	NONE		109	109																																																																																																																																																																
APPLE INC.	SIZE	DRAWING NUMBER	REV.																																																																																																																																																																																					
	D	051-7520	B																																																																																																																																																																																					
SCALE		SHT	OF																																																																																																																																																																																					
NONE		109	109																																																																																																																																																																																					
8		7		6		5		4		3		2		1																																																																																																																																																																										