

Power Block Diagram

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	H
SCALE	SHT	OF	
NONE	3	104	






CHANGE THE PULLS RESISTOR VALUE PER NAPA PLATFORM DG REV 0.9

WE THROUGH THE ITP700FLEX CONNECTOR CONNECT TO PDB XDP BUFFER BOARD--ECM*50
SO THE TDI PULL UP THROUGH 54.9 OHM,TMS PULL UP THROUGH 54.9 OHM
TCK PULL DOWN THROUGH 54.9 OHM(FOLLOW UP XDP DESIGN REFERENCE)

CPU 1 OF 2-FSB		
SYNC_MASTER=M42		SYNC_DATE=11/16/2005
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	H
SCALE		SHT	7 OF 104
NONE			



5V =PP1V5_S0_CPU

1x 10uF, 1x 0.01uF

C0980 1 10uF 20% 6 255 603


C0981 1 0.01uF 20% 2 CERM 402

43 11 8 7 =PPIV05_S0_CPU 1x 470uF, 6x 0.1uF 0402

CRITICAL

NOTE: This cap is shared between CPU and NB


Resistors to allow for override of CPU VID
Will probably be removed before production



<h1>CPU Decoupling & VID</h1>	
<code>SYNC_MASTER=(MASTER)</code>	<code>SYNC_DATE=(MASTER)</code>
<h2>NOTICE OF PROPRIETARY PROPERTY</h2> <p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</p> <ul style="list-style-type: none">I TO MAINTAIN THE DOCUMENT IN CONFIDENCEII NOT TO REPRODUCE OR COPY ITIII NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	



SIZE D	DRAWING NUMBER 051-7099	REV. H
SCALE NONE	SHT 9	OF 104



www.laptop-schematics.com


CPU ITP700FLEX DEBUG SUPPORT


www.laptop-schematics.com

www.laptop-schematics.com

ITP TCK SIGNAL LAYOUT NOTE:
ROUTE THE TCK SIGNAL FROM ITP700FLEX CONNECTOR'S TCK PIN TO CPU'S
TCK PIN AND THEN FORK BACK FROM CPU TCK PIN AND ROUTE BACK TO ITP700FLEX
CONNECTOR'S FBO PIN.

CPU ITP700FLEX DEBUG		
SYNC_MASTER=MASTER SYNC_DATE=10/12/2005		
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
APPLE COMPUTER INC.	SIZE	DRAWING NUMBER
	D	051-7099
SCALE	REV.	
	H	
SCALE		SHT
NONE		11
		OF
		104





Can leave all signals NC if LVDS is not implemented
Tie VCC_TXLVDS and VCCA_LVDS to GND. If SDVO is used
VCCD_LVDS must remain powered with proper decoupling.
Otherwise, tie VCCD_LVDS to GND also.

TV-Out Signal Usage:

Composite: DACA only
 S-Video: DACB & DACC only
 Component: DACA, DACB & DACC


Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.

TV-Out Disable

Tie DACx_OUT, IRTNx, and IREF to 1.5V power rail.
Tie VCCD_TVDAC, VCCD_QTVDAC, VCCA_TVDACx, and
VCCA_TVBG to 1.5V power rail. Tie VSSA_TVBG to GND.

CRT Disable

Tie R/R# /G/G# /B/B# and IREF to VCC Core rail, tie HSYNC and VSYNC to GND. Tie VCCA_CRTDAC to VCC Core rail, and tie VSSA_CRTDAC and VCC_SYNC to GND.



SDVO Alternate Function

SDVO_TVCLKIN#
SDVO_INT#
SDVO_FLDSTALL#

```
SDVO_TVCLKIN
SDVO_INT
SDVO_FLDSTALL
```

```
SDVOB_RED#
SDVOB_GREEN#
SDVOB_BLUE#
SDVOB_CLKN
SDVOC_RED#
SDVOC_GREEN#
SDVOC_BLUE#
SDVOC_CLKN
```

SDVOB_RED
SDVOB_GREEN
SDVOB_BLUE
SDVOB_CLKP
SDVOC_RED
SDVOC_GREEN
SDVOC_BLUE
SDVOC_CLKP

NB PEG / Video Interfaces

SYNC_MASTER= (MASTER)	SYNC_DATE= (MASTER)
-----------------------	---------------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
------	----------------	------

SCALE	SHT	13	OF	104
-------	-----	----	----	-----



NB DDR2 Interfaces

SYNC_MASTER= (MASTER) SYNC_DATE= (MASTER)


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART







SB: 4 OF 4

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7099	H
SCALE	SHT	OF
NONE	25	104





M1 SMBus Connections

SYNC_MASTER= (MASTER) SYNC_DATE= (MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7099		H
SCALE		SHT	OF	
NONE		27	104	



Page Notes

Power aliases required by this page:
- =P1V8_S3_MEM
- =PPSPD_S0_MEM (2.5V - 3.3V)


Signal aliases required by this page:
- =I2C_SODIMMA_SCL
- =I2C_SODIMMA_SDA

BOM options provided by this page:
(NONE)

NOTE: This page does not supply VREF.
The reference voltage must be provided by another page.

"Lower" (surface-mount) slot

DDR2 Bypass Caps
(For return current)



DDR2 SO-DIMM Connector A
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	H
SCALE		SHT	OF
NONE		28	104

Page Notes

Power aliases required by this page:

- =P1V8_S3_MEM
- =PPSPD_S0_MEM (2.5V - 3.3V)

Signal aliases required by this page:

- =I2C_SODIMMB_SCL
- =I2C_SODIMMB_SDA

BOM options provided by this page:


(NONE)

NOTE: This page does not supply VREF.
The reference voltage must be provided
by another page.

"Upper" (thru-hole) slot

DDR2 Bypass Caps

(For return current)



DDR2 SO-DIMM Connector B

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7099	H
SCALE	SHT	OF
NONE	29	104



Memory Active Termination

SYNC_MASTER= (MASTER) SYNC_DATE= (MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE DRAWING NUMBER REV.

D 051-7099 H


SCALE SHT OF

NONE 30 104

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com



DDR2 Vref

SYNC_MASTER= (MASTER) SYNC_DATE= (MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-7099 REV. H

SCALE NONE SHT 32 OF 104



NOSTUFF R3450,R3451,R3453 FOR MANUAL CPU FREQUENCY

	FS_C	FS_B	FS_A	CPU
#	0	0	0	266M
#	0	0	1	133M
#	0	1	0	166M
#	0	1	1	200M
#	1	0	0	100M
#	1	0	1	333M
#	1	1	0	400M
#	1	1	1	RESERVED

NAPA PLATFORM ONLY SUPPORT 133M/166M CPU SPEED

Clock Termination

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

DRAWING NUMBER

REV.

D

051-7099

H

SCALE


NONE


SHT

34

OF

104





www.laptop-schematics.com

PATA Connector

SYNC_MASTER= (MASTER) SYNC_DATE= (MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	H
	SCALE	SHT	OF
	NONE	38	104



www.laptop-schematics.com

ETHERNET CONTROLLER		
SYNC_MASTER=M42		SYNC_DATE=10/12/2005
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	H
SCALE		SHT	OF
NONE		41	104

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	SPACING	PHYSICAL
PROVIDED	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
BY	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
ETHERNET	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
PHY	ENETCONN	ENET_100D
	ENETCONN	ENET_100D


Page Notes

Power aliases required by this page:
- =PP2V5_ENET
- =GND_CHASSIS_ENET

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Transformers should be mirrored on opposite sides of the board



Ethernet Connector

SYNC_MASTER= (MASTER)

SYNC_DATE= (MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7099	REV. H
	SCALE NONE	SHT 42	OF 104





PAGE NOTES

INPUT
=PP3V3_S0_FW - 3.3V POWER FOR FIREWIRE (MOBILE: OFF DURING SLEEP)
=PP3V3_S0_PCI - 3.3V POWER FOR PCI FIREWIRE (MOBILE: OFF DURING SLEEP)
PCI_GNT3_L - PCI GRANT FROM SB
PCI_CLK_FW - NEED TO REFERENCE TO ALIAS PAGE
PCI_RST_L - PCI RESET FROM SB
FW_PC0 - FIREWIRE POWER CLASS IDENTIFIER

INPUT/OUTPUT

PCI_AD<0..31>, PCI_C_BE_L<0..3>, PCI_FRAME_L, PCI_IRDY_L, PCI_TRDY_L,
PCI_DEVSEL_L, PCI_STOP_L, PCI_PAR, PCI_PERR_L, PCI_SERR_L
FW_A_TPA_P/N, FW_A_TPB_P/N, FW_A_TPBIAS - PORT 0 FIREWIRE DIFF PAIRS
FW_B_TPA_P/N, FW_B_TPB_P/N, FW_B_TPBIAS - PORT 1 FIREWIRE DIFF PAIRS
FW_C_TPA_P/N, FW_C_TPB_P/N, FW_C_TPBIAS - PORT 2 FIREWIRE DIFF PAIRS

OUTPUT

PCI_REQ3_L - PCI REQUEST TO SB
PM_CLKRUN_L - CLOCK-RUN PCI PROTOCOL
INT_PIRQD_L - INTERRUPT TO SB
PCI_PME_FW_L - DEDICATED PME FOR FIREWIRE (SB GPIO1)

PAGE HISTORY

5/18/2005 - FIRST REVISION OF PAGE
6/22/2005 - BGA VERSION OF FW223-06 ADDED
7/21/2005 - CHANGED INT ID TO ADP03/INT3 AND RESTRUCTURED DEFINITION
8/21/2005 - CHANGED INT ID TO ADP03/INT3 AND RESTRUCTURED DEFINITION
9/21/2005 - ADDED CLK_FWE - DOWN ON INT3 AND REMOVED CONNECTION TO PLT_RST_L
10/21/2005 - ADDED CLK_FWE - DOWN ON INT3 AND REMOVED CONNECTION TO PLT_RST_L
11/21/2005 - REMOVED CONSTRAINTS AS THEY WILL BE MANAGED ON BOARD SIDE
12/21/2005 - REMOVED CONSTRAINTS AS THEY WILL BE MANAGED ON BOARD SIDE
1/26/2005 - BEING OUT PCI CONNECTION TO BE CONNECTED ON PORT PAGE
2/26/2005 - CONNECTED PIN E10 TO GND

FIREWIRE CONTROLLER

SYNC_MASTER=(M42) SYNC_DATE=08/29/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7099	H
SCALE	SHT	OF
NONE	44	104



FireWire Port Power

SYNC_MASTER= (MASTER) SYNC_DATE= (MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE NONE

SIZE D

DRAWING NUMBER 051-7099

SHT 45 OF 104

REV. H

www.laptop-schematics.com

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	SPACING	PHYSICAL
PROVIDED	FW	FW_110D
BY	FW	FW_110D
PHY	FW	FW_110D
PAGE	FW	FW_110D

Page Notes

Power aliases required by this page:

- =PPFW_PORT1
- =PP3V3_S5_FWLATEVG
- =GND_CHASSIS_FW_PORT1

Signal aliases required by this page:

(NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:


(NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.


1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)

Termination

Place close to FireWire PHY





"Snapback" & "Late VG" Protection




2nd TPA/TPB pair unused

3rd TPA/TPB pair unused




FW Power Class Strap

Single-port system sets PC=0




Late-VG Protection Power




FireWire Ports	
SYNC_MASTER= (MASTER)	SYNC_DATE= (MASTER)
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	H
SCALE		SHT	OF
NONE		46	104



Port Power Switch



Right USB Port



Place L5200, L5205 and L5206 across moat

External USB Connector

SYNC_MASTER= (MASTER) SYNC_DATE= (MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-7099 REV. H

SCALE NONE SHT 52 OF 104



Left I/O Board Connector

Left I/O Board Connector

SYNC_MASTER= (MASTER) SYNC_DATE= (MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART








APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-7099 REV. H

SCALE NONE SHT 55 OF 104





Reports when 5V S5 and 3.3V S5 are in regulation



	<u>SMC CPU INIT 3 3 L</u>	<u>FWH INIT L</u>	5 31
		<u>MAKE_BASE=TRUE</u>	
47	<u>SMC NB ISENSE</u>	<u>SMC PLV05S0 ISENSE</u>	51
		<u>MAKE_BASE=TRUE</u>	
47	<u>SMC MEM ISENSE</u>	<u>SMC PLV8S3 ISENSE</u>	51
		<u>MAKE_BASE=TRUE</u>	
47 14	<u>PM EXTTTS L</u>	<u>DIMM OVERTEMP L</u>	28 29
	<u>MAKE_BASE=TRUE</u>		
47	<u>SMC SYS LED</u>	<u>TP SMC SYS LED</u>	
		<u>MAKE_BASE=TRUE</u>	
47	<u>SMC ANALOG ID</u>	<u>TP SMC ANALOG ID</u>	
		<u>MAKE_BASE=TRUE</u>	
47	<u>SMC BATT VSET</u>	<u>TP SMC BATT VSET</u>	
		<u>MAKE_BASE=TRUE</u>	
47	<u>SMC SYS VSET</u>	<u>TP SMC SYS VSET</u>	
		<u>MAKE_BASE=TRUE</u>	
47	<u>SMC FAN 2 CTL</u>	<u>TP SMC FAN 2 CTL</u>	
		<u>MAKE_BASE=TRUE</u>	
47	<u>SMC FAN 2 TACH</u>	<u>TP SMC FAN 2 TACH</u>	
		<u>MAKE_BASE=TRUE</u>	
47	<u>SMC FAN 3 CTL</u>	<u>TP SMC FAN 3 CTL</u>	
		<u>MAKE_BASE=TRUE</u>	
47	<u>SMC FAN 3 TACH</u>	<u>TP SMC FAN 3 TACH</u>	
		<u>MAKE_BASE=TRUE</u>	
47	<u>SMC XDP TCK</u>	<u>TP SMC XDP TCK</u>	
		<u>MAKE_BASE=TRUE</u>	
	<u>SMC XDP TDO L</u>	<u>TP SMC XDP TDO L</u>	
		<u>MAKE_BASE=TRUE</u>	
	<u>SMC XDP TMS</u>	<u>TP SMC XDP TMS</u>	
		<u>MAKE_BASE=TRUE</u>	
47	<u>SMC XDP TRST L</u>	<u>TP SMC XDP TRST L</u>	
		<u>MAKE_BASE=TRUE</u>	
47	<u>SMC P20</u>	<u>TP SMC P20</u>	
		<u>MAKE_BASE=TRUE</u>	
47	<u>SMC P21</u>	<u>TP SMC P21</u>	
		<u>MAKE_BASE=TRUE</u>	
47	<u>SMC P22</u>	<u>TP SMC P22</u>	
		<u>MAKE_BASE=TRUE</u>	
47	<u>SMC P23</u>	<u>TP SMC P23</u>	
		<u>MAKE_BASE=TRUE</u>	
47	<u>SMC P26</u>	<u>TP SMC P26</u>	
		<u>MAKE_BASE=TRUE</u>	
47	<u>SMC P27</u>	<u>TP SMC P27</u>	
		<u>MAKE_BASE=TRUE</u>	
47	<u>SMC PF0</u>	<u>TP SMC PF0</u>	
		<u>MAKE_BASE=TRUE</u>	
47	<u>SMC PF1</u>	<u>TP SMC PF1</u>	
		<u>MAKE_BASE=TRUE</u>	

The diagram illustrates the internal structure and connections of two components, R5990 and R5991. Both components are represented as a central vertical line with a horizontal line passing through it, indicating a common ground or connection point.

R5990: This component is connected to the SMC_TPM_GPIO1 pin (pin 47) and the TPM_GPIO1 pin (pin 56). It also has a connection to the SMC_TPM_PP pin (pin 47) and the TPM_PP pin (pin 56). The internal structure shows a 5% tolerance resistor network with a 1/16W power rating and a 402 ohm value.

R5991: This component is connected to the SMC_TPM_GPIO2 pin (pin 47) and the TPM_GPIO2 pin (pin 56). It also has a connection to the SMC_TPM_PP pin (pin 47) and the TPM_PP pin (pin 56). The internal structure shows a 5% tolerance resistor network with a 1/16W power rating and a 402 ohm value.

R5992: This component is connected to the SC_RX_L pin (pin 47) and the SMC_RX_L pin (pin 47). It also has a connection to the SC_TX_L pin (pin 47) and the SMC_TX_L pin (pin 47). The internal structure shows a 5% tolerance resistor network with a 1/16W power rating and a 402 ohm value.

R5993: This component is connected to the SC_TX_L pin (pin 47) and the SMC_TX_L pin (pin 47). It also has a connection to the SMC_EXCARD_OC_L pin (pin 47) and the EXCARD_OC_L pin (pin 47). The internal structure shows a 5% tolerance resistor network with a 1/16W power rating and a 402 ohm value.

R5994: This component is connected to the SMC_EXCARD_OC_L pin (pin 47) and the EXCARD_OC_L pin (pin 47). It also has a connection to the EXCARD_OC_L pin (pin 47) and the EXCARD_OC_L pin (pin 47). The internal structure shows a 5% tolerance resistor network with a 1/16W power rating and a 402 ohm value.

[illegible]

<h1>SMC Support</h1>	
<code>SYNC_MASTER= (MASTER)</code>	<code>SYNC_DATE= (MASTER)</code>
<p>NOTICE OF PROPRIETARY PROPERTY</p> <p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</p> <ul style="list-style-type: none">I TO MAINTAIN THE DOCUMENT IN CONFIDENCEII NOT TO REPRODUCE OR COPY ITIII NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	




APPLE COMPUTER INC.

SIZE D	DRAWING NUMBER 051-7099	REV. H
SCALE NONE	SHT 59	OF 104

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com



LPC+ Debug Connector

SYNC_MASTER=M42 SYNC_DATE=07/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7099	REV. H
	SCALE NONE	SHT 60	OF 104












Left ALS Filter



Right ALS Circuit



Keyboard LED Driver



ALS Support

SYNC_MASTER= (MASTER) SYNC_DATE= (MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7099	REV. H
	SCALE NONE	SHT 64 OF 104	

www.laptop-schematics.com

Left Fan



Right Fan



Fan Connectors

SYNC_MASTER= (MASTER) SYNC_DATE= (MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7099	H
SCALE	SHT	OF
NONE	65	104


www.laptop-schematics.com

www.laptop-schematics.com


www.laptop-schematics.com



Desired orientation when placed on board top-side:



Desired orientation when placed on board bottom-side:



M1 placement: Bottom-side

Sudden Motion Sensor (SMS)

SYNC_MASTER= (MASTER) SYNC_DATE= (MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7099	H
SCALE	SHT	OF
NONE	66	104



DPRSLPVR	DPRSTP*	PSI*	Operation	Mode
0	1	1	2-Phase	CCM
0	1	0	1-Phase	CCM
1	0	1	1-Phase	DCM
1	1	0	1-Phase	DCM

Vout = Gain * ((2.1 mV/A * Iload) + Voffset)
Voffset = (Vdrp_offset * Kdroop) + Vamp_offset
Gain = Rc / (Ra + Rb)
Voffset worst-case ~2.3mV (+/- ~1A offset)
Vout @ 36A = 2.44V-2.60V

IMVP6 CPU VCore Regulator

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7099	H
SCALE	SHT	OF
NONE	75	104

$V_{out} = 0.8V * (1 + R_a / R_b)$



1.2V S0 FET

[illegible]


SYNC_MASTER= (MASTER)	SYNC_DATE= (MASTER)
-------------------------	-----------------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



D	051-7099	H
---	----------	---

NONE	77	104
------	----	-----

1

D

C

B

A

D

C


B

A


8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1

1.8V S3 Current Sense




1.8V S0 FET



1.8V Supply
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	H
SCALE		SHT	OF
NONE		78	104

www.laptop-schematics.com



www.laptop-schematics.com

3.3V / 1.05V Power Supplies

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	H
SCALE	NONE	SHT 79 OF 104	


Power Control Signals



3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC VRef generator

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0



1.5V / 1.05V PWRGD Circuit

Reports when 1.5V S0 and 1.05V S0 are in regulation




Unused PGOOD Signals

```
58 =P5VP1V5 PGOOD      = TP P5V P1V5 PGOOD  
      MAKE_BASE=TRUE  
60 =P1V8S3 PGOOD      = TP P1V8S3 PGOOD  
      MAKE_BASE=TRUE
```

Other S0 Rails PWRGD Circuit

Reports when 5V S0, 3.3V S0, 2.5V S0, 1.8V S0, 1.2V S0 and 0.9V S0 are in regulation



LTC2908 threshold is 95% (4.75V, 3.135V, 2.375V, 1.71V, 1.14V, 0.86V)

3.3V G3Hot Supply & Power Control	
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
------	----------------	------

D	051-7099	H
---	----------	---

SCALE	SHT	OF
NONE	80	104





PBus-In & Battery Connectors

SYNC_MASTER= (MASTER) SYNC_DATE= (MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7099	REV. H
	SCALE NONE	SHT 82	OF 104





Back-Bias Positive Supply

Back-bias positive supply provides VDDC + 0.5V when active. When inactive, provides VDDC to BBP pins.
NOTE: BBP tracks VDDC based on GPU voltage GPIO.

$$V_{out(LOW)} = 0.6V * (1 + R_a / R_b)$$
$$V_{out(HIGH)} = 0.6V * (1 + R_a / R_{eq})$$
$$R_{eq} = R_b || R_c$$

Back-Bias Negative Supply

Back-bias negative supply provides VSS - 0.55V when active. When inactive, provides VSS to BEN pins.

$$V_{out} = -V_{in} * R_b / R_a$$

Recommended values:
 $R_a = V_{in} / 50 \mu A$
 $R_b = -V_{out} / 50 \mu A$

GPU (M56) Core Supplies

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-7099 REV. H

SCALE NONE SHT 85 OF 104

Page Notes

Power aliases required by this page:
- =PP1V5_GPU_VDD15
- =PP1VR1V3_GPU_VCORE

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

87654321

D

C

B


A

D

C

B

A



ATI M56 Core Power

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-7099 REV. H

SCALE NONE SHT 86 OF 104

87654321

www.laptop-schematics.com

Page Notes

Power aliases required by this page:
- =PPIV8R2V0_S0_FB_GPU

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)




ATI M56 Frame Buffer I/F

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	H
SCALE	SHT		
	87 OF 104		



Power aliases required by this page:
- =PP1V8_S0_FB_VDD
- =PP1V8_S0_FB_VDDQ
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)

GDDR3 Frame Buffer A

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE



II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7099	H
SCALE	SHT	OF
NONE	89	104



Power aliases required by this page:
- =PP1V8_S0_FB_VDD
- =PP1V8_S0_FB_VDDQ
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)

GDDR3 Frame Buffer B

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7099	H
SCALE	SHT	OF
NONE	90	104





Page Notes

Power aliases required by this page:

- =PP3V3_GPU_GPIOS
- =PP2V5_PVDD
- =PP1V8_GPU_LVDS_PLL

Signal aliases required by this page:

- =I2C_GPU_TMDS_SDA - I2C data line for external TMDS transmitters
- =I2C_GPU_TMDS_SCL - I2C clock line for external TMDS transmitters

BOM options provided by this page:

(NONE)

ATI M56 GPIO/DVO/Misc

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	H
SCALE		SHT	OF
NONE		91	104



Page Notes

Power aliases required by this page:

- PP2V5_S0_GPU
- PP1V8R2V5_S0_GPU_LVDDR

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

ATI M56 Video Interfaces

SYNC_MASTER= (MASTER) SYNC_DATE= (MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE DRAWING NUMBER REV.

D 051-7099 H

SCALE NONE SHT 93 OF 104




D

C



DVI DDC CURRENT LIMIT



ANALOG FILTERING
PLACE CLOSE TO CONNECTOR




C



NOTICE OF PROPRIETARY PROPERTY

A



8

7

6

5


4

3


2

1

Left ALS Connector



Bluetooth (M13P), IR & SATA HDD Flex Connector



M1 Specific Connectors

SYNC_MASTER= (MASTER) SYNC_DATE= (MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.


SIZE	DRAWING NUMBER	REV.
D	051-7099	H
SCALE	SHT	OF
NONE	98	104


requirements. Resulting pump-up in LCD panel can cause startup and long-term reliability issues. Pull-down resistors reduce the pump-up in the panel, though some voltage will still be seen on LVDS signals when they should be 0V.


LVDS_PD
RP9900

and long-term reliability issues. Pull-down resistors reduce the pump-up in the panel, though some voltage will still be seen on LVDS signals when they should be 0V.

LVDS_PD
RP9900



 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	H
	SCALE	SHT OF	
	NONE	99 104	



8		7		6		5		4		3		2		1	
<div><div><div><div>Date - Radar # - Description</div><div>DMS Release #03000 (RFA #394758)</div><div>2005/08/11 - 4214109 - Changed J4931 to proper 518S0342 part.</div><div>2005/08/12 - 4231030 - Changed pinout of J4960, added placement notes.</div><div>Changes from Proto Branch (DMS Release #04000):</div><div>2005/08/27 - 4230219 - Changed Y3301 to non-obsolete part.</div><div>2005/08/27 - 4235208 - Changed value of R7707 to fix 2.5V S3 supply.</div><div>2005/08/27 - 4235213 - Changed R8305, R8310, R8315 to slow down FET RCs.</div><div>2005/08/27 - 4235401 - Moved a few pins at LIO BTB connector.</div><div>2005/08/27 - 4227325 - Removed S0 option for camera, now S3-only.</div><div>2005/08/27 - 4227369 - Removed SMC options for display/backlight, now GPU-only.</div><div>2005/08/27 - 4225433 - Changed PBUS voltage sense circuit.</div><div>2005/08/28 - 4217535 - Added Left ALS FFC connector.</div><div>2005/08/28 - 4232563 - Changed analog video from Y/C/Comp to G2/R2/B2.</div><div>2005/08/28 - 4235203 - Changed BOM settings to stuff R2251.</div><div>2005/08/28 - 4217524 - Added LEFT ALS connector (J6430).</div><div>2005/08/28 - 4217535 - OMITs and tables to change 4-pin WTB connector parts.</div><div>2005/08/28 - 4221973 - Added pull-up for SB GPIO22 (REQ4#).</div><div>2005/08/28 - 4225369 - Changed ISL6269 PVCC aliases, added RC for 3.3V S5.</div><div>2005/08/28 - 4225433 - Changed PBUS Voltage Sense circuit.</div><div>2005/08/28 - 4227322 - Changed FW323 PCI_VIOS pin from 3.3V S0 to 3.3V S3.</div><div>2005/08/28 - 4235179 - OMIT and table to change 8-pin DC-In connector to 6-pin.</div><div>2005/08/28 - 4235179 - Changed PBUS net names to merge PBUS A & PBUS B.</div><div>2005/08/28 - 4232715 - Added FireWire ISense resistor, changed INA193 to INA194.</div><div>2005/08/28 - 4235217 - Added RC on Q3820 gate to slow down ODD FET turn-on.</div><div>2005/08/28 - 4225369 - OMITs and tables for staged LeMenu BOM approach.</div><div>2005/08/28 - 4227323 - Repinned Top-Case Flex connector.</div><div>DMS Checkin #04001</div><div>2005/08/29 - 4235179 - Changed J8200 to proper 6-pin part.</div><div>2005/08/29 - 4232826 - Changed MEM_ODT* from RPAKs to discrete Rs.</div><div>2005/08/29 - 4217524 - Changed R6430 from 4.5K to 3.5K.</div><div>2005/08/29 - 4237119 - Changed LIO 5V S3 to 5V S5.</div><div>2005/08/29 - 4225369 - Changed 3.3V S5 sequence to follow 5V S5 PGOOD.</div><div>2005/08/29 - 4227336 - Changed Y5920 to 197S0169.</div><div>2005/08/29 - 4227309 - Resolved sync issues with M38 (SB page 21).</div><div>2005/08/29 - 4227310 - Resolved sync issues with M38 (SB page 22).</div><div>2005/08/29 - 4227312 - Resolved sync issues with M38 (SB page 23).</div><div>2005/08/29 - 4227322 - Sync page 44 with M42 to fix FW power net S-states.</div><div>2005/08/29 - 4227332 - Resolved sync issues with M38 (SMC page 58).</div><div>2005/08/29 - 4227335 - Changed U5900 to resolve ROHS issue.</div><div>DMS Checkin #04002</div><div>2005/08/30 - 4225433 - Fixed voltage divider values in PBUS VSense circuit.</div><div>2005/08/30 - 4217535 - Removed BOM tables and OMITs for new 4-pin WTB connector.</div><div>2005/08/31 - 4214109 - Reversed pinout of J4931 to match updated PCB footprint.</div><div>2005/08/31 - 4227328 - Added ESD protection diode on right USB port.</div><div>2005/08/31 - 4223808 - Various power supply R/C updates, plus some R/C adds.</div><div>2005/08/31 - 4227315 - Changed BSA bus pull-ups from 2K to 10K.</div><div>2005/08/31 - 4237025 - Added R8824 and R8827 for GPU memory configuration straps.</div><div>DMS Checkin #04003</div><div>2005/08/31 - 4240157 - Corrected pinout at SATA/BT conn (J4960) to match flex.</div><div>2005/08/31 - 4240150 - Swapped PCIE Mini Card R2D/D2R connections at J5500.</div><div>2005/08/31 - 4232563 - Corrected net properties on R2/G2/B2 nets.</div><div>2005/08/31 - 4227306 - Swapped primary & alt part numbers for CPU VCore caps.</div><div>2005/08/31 - 4240300 - Changed C6455 to a smaller part for cost & MCO.</div><div>2005/08/31 - 4240486 - Power line width & neck reductions at PCB request.</div><div>2005/08/31 - 4240257 - Swapped some top & bottom EMC connections at DVI connector.</div><div>DMS Checkin #04004</div><div>2005/08/31 - 4227328 - Changed EMI caps from 50V to 16V to fid in ESD protection.</div><div>DMS Checkin #04005</div><div>2005/09/02 - 4241087 - Fixed pinout of USB D+/D- at camera connector to match FHB.</div><div>2005/09/02 - 4243269 - Inverted GPU VCore control, adjusted supply R values.</div><div>2005/09/02 - 4244019 - Moved GPU-related power alias from PP3V3_S0 to PP3V3_S0_GPU.</div><div>2005/09/02 - 4240486 - Adjusted line/neck widths, changed J4931 to 518S0371.</div><div>DMS Checkin #04006</div><div>2005/09/03 - 4232534 - Fixed documentation of battery address on I2C page.</div><div>2005/09/03 - 4244484 - Changed P1V5S0_RUNSS circuit to work properly in G3Hot.</div><div>2005/09/03 - 4244539 - Added GPUVCORE_PGOOD to 1.2V, 1.8V, & 2.5V S0 sequence.</div><div>2005/09/03 - 4227315 - Changed SMBus pull-ups to 4.7K.</div><div>2005/09/03 - 4232534 - Added notes for power supplies and connectors.</div><div>DMS Checkin #04007</div><div>2005/09/06 - 4240486 - Removed NO_TEST property from GPU HSYNC and VSYNC.</div><div>2005/09/06 - 4246683 - Removed NO STUFF option from R8805 per ATI request.</div><div>2005/09/06 - 4232534 - Fixed label BOM tables to call out proper EEE #'s.</div><div>DMS Release #05000-07000 (Proto 2 releases)</div><div>2005/09/08 - 4247941 - Net property & name changes to support PCB/ICT requests.</div><div>2005/09/08 - 4248911 - Sync with M38 & M42.</div><div>2005/09/08 - 4214493 - Combined RTC coin cell diodes into dual-diode package.</div><div>2005/09/08 - 4229560 - First implementation of Physical Security Guidelines.</div><div>2005/09/16 - 4256660 - Updated FUNC_TEST property for merged PBUS.</div><div>2005/09/16 - 4229560 - Changed FW PCI REQ/GNT pair for Physical Security.</div><div>2005/09/19 - 4247941 - GND line/neck/voltage properties updated per PCB request.</div><div>2005/09/19 - 4235898 - Moved signal alias to improve schematic reuse.</div><div>2005/09/20 - 4214847 - Updated L1970 (old part no longer exists in library).</div><div>2005/09/21 - 4227306 - Changed CPU VCore caps to proper production part number.</div><div>2005/09/21 - 4234952 - Replaced FDG6324L parts with FDG6332C for cost & supply.</div><div>2005/09/26 - 4239505 - Updated J4200 (old part no longer exists in library).</div><div>2005/09/26 - 4274915 - Thermal sensor BOM updates from Proto 2 MLB branch.</div><div>2005/09/26 - 4274915 - U6301 part number updated to M1 development BootROM.</div></div></div><div><div>(11.1.0)</div><div>(11.2.0)</div><div>(11.3.0)</div><div>(11.4.0)</div></div><div><div><div><div>Date - Radar # - Description</div><div>DMS Checkin #07001</div><div>2005/09/28 - 4221965 - Added 2.2uF caps on SO-DIMM VREF pins.</div><div>2005/09/28 - 4278828 - Adjusted P5VS5_PGOOD R's, added cap on PM_RSMRST_L.</div><div>2005/09/29 - 4232826 - Swapped Vtt RPAK functions to free up unnecessary part.</div><div>2005/09/30 - 4261313 - Added placeholder connector for IR FFC connector.</div><div>2005/09/30 - 4282162 - Changed GPU BBN supply to MAX1673.</div><div>2005/09/30 - 4248911 - Sync with M38 & M42.</div><div>2005/09/30 - 4282349 - Added CRITICAL flags to parts identified in scrub.</div><div>2005/09/30 - 4274915 - C1001 stuffing change from Proto 2 MLB branch.</div><div>DMS Checkin #07002</div><div>2005/10/04 - 4256409 - Changed fan CTL series R's to 2N7002 level-shifter.</div><div>2005/10/04 - 4261313 - Deleted placeholder connector, grew HDD connector for IR.</div><div>2005/10/04 - 4281394 - BOM option change to stuff right USB ESD protection part.</div><div>2005/10/06 - 4227330 - Added ESD protection on top-case USB port.</div><div>2005/10/07 - 4286888 - BOM restructuring per EVT build plan.</div><div>2005/10/07 - 4292633 - Changed IMVP6 10K NTC from 10% to 5% part.</div><div>2005/10/07 - 4248911 - Sync with M38 & M42.</div><div>DMS Checkin #07003</div><div>2005/10/08 - 4214493 - Simplified FireWire port power circuit for BOM consolidation.</div><div>2005/10/08 - 4293072 - Various BOM / connection changes at IMVP6 (CPU VCore).</div><div>2005/10/08 - 4286729 - Changed value of TPM Xtal caps.</div><div>2005/10/08 - 4290735 - Swapped trackpad & PCIE Mini Card USB connections.</div><div>2005/10/09 - 4235898 - Part moves & refiles changes to support sync with M9.</div><div>2005/10/09 - 4214494 - Changed GPU VCore supply enable to use 1.2V/2.5V S3 PGOODs.</div><div>2005/10/09 - 4272237 - Changed 2.5V S0 FET RC to 100K to slow down turn-on.</div><div>DMS Checkin #07004</div><div>2005/10/10 - 4232826 - Swapped Vtt RPAK functions to optimize layout.</div><div>2005/10/10 - 4247941 - Net property updates found via back-annotation.</div><div>DMS Checkin #07005</div><div>2005/10/10 - 4229560 - Removed Physical Security circuitry.</div><div>2005/10/10 - 4214493 - Cost reductions to GPU power supply circuitry.</div><div>2005/10/10 - 4214847 - Changed 0-ohm resistor to solder jumper.</div><div>2005/10/10 - 4248911 - Sync with M38 & M42.</div><div>2005/10/10 - 4295280 - Changed sleep LED connection per new SMC ERS.</div><div>DMS Checkin #07006</div><div>2005/10/11 - 4261313 - Updated SATA connector pinout to match latest flex.</div><div>2005/10/11 - 4227308 - Deleted unnecessary MCH TVDAC filtering.</div><div>2005/10/11 - 4229560 - Changed SB GNT3#/GNT4# back to test points.</div><div>2005/10/12 - 4248911 - Sync with M38 & M42.</div><div>2005/10/12 - 4298899 - Changed stuffing option to disable PLT_RST gating.</div><div>2005/10/12 - 4297684 - Split FW323 VSSA from VSS to reduce noise.</div><div>2005/10/12 - 4223808 - Power supply changes per vendor feedback.</div><div>2005/10/12 - 4227320 - Updated SB pin name for GPIO 5 (ODD_PWR_EN_L).</div><div>2005/10/12 - 4244539 - Retasked FET to control 3.3V S0 FET from GPU VCore PGOOD.</div><div>2005/10/12 - 4247941 - Added properties to resolve a PCB constraint issue.</div><div>2005/10/12 - 4214493 - Consolidated 0.22uF caps in design.</div><div>2005/10/12 - 4298905 - Changed ethernet VMAIN_AVLBL connection.</div><div>2005/10/12 - 4298943 - Replaced last remaining non-RoHS compliant connector.</div><div>2005/10/12 - 4214494 - Implemented circuit to power down ethernet in S3 on battery.</div><div>DMS Checkin #07007</div><div>2005/10/13 - 4247941 - Swapped pins at trackpad ESD protection diode.</div><div>DMS Checkin #07008</div><div>2005/10/13 - 4247941 - Unswapped pins at trackpad ESD protection diode.</div><div>DMS Checkin #07009</div><div>2005/10/13 - 4247941 - Removed NO_TEST properties from CPU FSB strobe signals.</div><div>2005/10/13 - 4247941 - Spacing/Physical rule updates to match latest board database.</div><div>2005/10/14 - 4247941 - Restored NO_TEST properties, added EXPOSED_VIA properties.</div><div>2005/10/17 - 4292633 - Changed remaining 10K NTCs to new 5% part.</div><div>2005/10/17 - 4304248 - Updated GPU VCore / BBP voltages for B13/B24 support.</div><div>DMS Release #08000-11000 (EVT releases)</div><div>2005/10/20 - 4310267 - Synced 4 pages from mlb_evt branch back to trunk.</div><div>2005/10/21 - 4310267 - Synced 3 pages from mlb_evt branch back to trunk.</div><div>2005/10/21 - 4235898 - Synced 2 pages from m9/mlb.</div><div>2005/10/26 - 4310267 - Synced 4 pages from mlb_evt branch back to trunk.</div><div>2005/11/03 - 4310267 - Synced 6 pages from mlb_evt branch back to trunk.</div><div>2005/11/15 - 4310267 - Synced 5 pages from mlb_evt branch back to trunk.</div><div>2005/11/15 - 4298899 - Removed unused platform reset gate.</div><div>2005/11/15 - 4322537 - Updated thru-hole SO-DIMM connector part number.</div><div>2005/11/16 - 4345498 - Updated Ethernet & FireWire crystal part numbers.</div><div>2005/11/16 - 4235898 - Aliased connection to ALS_GAIN to support M9 request.</div><div>2005/11/16 - 4235898 - Changed Yukon power rail neck widths per M9 request.</div><div>2005/11/16 - 4227333 - Updated SMC net names per ERS vl.2.1.</div><div>2005/11/16 - 4345921 - FUNC_TEST updates per test team request.</div><div>2005/11/16 - 4346006 - Updated J5500 pinout to match updated L10 board pinout.</div><div>2005/11/16 - 4343202 - Changed USB overcurrent switch to TPS2051B, added OC* RC.</div><div>2005/11/16 - 4346184 - Inserted common-mode chokes on SATA R2D/D2R pairs.</div><div>DMS Checkin #11001</div><div>2005/11/16 - 4235898 - Sync with M38 & M42.</div><div>2005/11/16 - 4298899 - Fixed ethernet reset net name on page 26.</div><div>2005/11/16 - 4227333 - Fixed single-pin nets caused by SMC net name updates.</div><div>2005/11/18 - 4235898 - Changed R4210 package size per M9 request.</div><div>2005/11/18 - 4235898 - Changed C9710 GND connection per M9 request.</div><div>2005/11/19 - 4346184 - Fixed location of SATA R2D common-mode choke.</div><div>2005/11/19 - 4347717 - Changed SMS self-test pull-up to pull-down.</div><div>2005/11/19 - 4350840 - Simplified TMDS filtering to allow movement of filter.</div><div>2005/11/19 - 4229560 - Changed FW chip back to REQ/GNT3.</div><div>2005/11/19 - 4350849 - Added option to connect SB_GPIO30 to ENET_LOM_DIS_L.</div><div>2005/11/19 - 4340256 - Changed topcase flex trackpad power from 3.3V to 5V.</div><div>2005/11/19 - 4292165 - Refreshed schematic symbol for U3750 (library update).</div></div></div><div><div>(11.5.0)</div><div>(11.6.0)</div><div>(11.7.0)</div><div>(11.8.0)</div><div>(11.9.0)</div><div>(11.10.0)</div><div>(13.1.0)</div><div>(13.2.0)</div><div>(A.1.0)</div><div>(B.0.0)</div><div>(A.0.0)</div><div>(A.1.0)</div><div>(B.0.0)</div><div>(C.0.0)</div><div>(D.0.0)</div><div>(E.0.0)</div><div>(F.0.0)</div><div>(G.0.0)</div><div>(H.0.0)</div></div><div><div><div><div>Date - Radar # - Description</div><div>DMS Checkin #11002</div><div>2005/11/21 - 4351196 - Added 1K pull-down on IDE_RESET_L.</div><div>2005/11/21 - 4343202 - Changed RC value and net name for USB OC.</div><div>2005/11/22 - 4350840 - Swapped TMDS termination components for placement.</div><div>2005/11/22 - 4352020 - Changed 2.5V S3 supply inductor & compensation values.</div><div>2005/11/28 - 4347845 - Added pull-down resistors on LVDS interface.</div><div>2005/11/30 - 4227340 - Removed CPU VCore current sense input RC.</div><div>2005/11/30 - 4331670 - Added CRITICAL flags to some more parts.</div><div>2005/11/30 - 4343864 - Added EMI/ESD parts at camera connector.</div><div>2005/11/30 - 4351181 - Changed ITP connector BOM option.</div><div>2005/11/30 - 4351196 - Changed IDE_RESET_L pull-down from 1K to 15K.</div><div>2005/11/30 - 4358831 - Added pull-downs on two SB-to-SMC signals.</div><div>2005/12/01 - 4362404 - Changed TMDS diff term from 100-ohm to 180-ohm.</div><div>2005/12/01 - 4352020 - Changed 2.5V supply inductor to RoHS-compliant part.</div><div>2005/12/01 - 4227340 - Changed supply for 1.8V S3 current sense amp.</div><div>2005/12/01 - 4362566 - Restructured BOM for thick/thin PCB versions.</div><div>2005/12/01 - 4347845 - RPAK pinswaps to LVDS pull-downs for PCB layout.</div><div>DMS Checkin #11003</div><div>2005/12/02 - 4256256 - Added BOMOPTION to R8801 to allow per-project control.</div><div>2005/12/02 - 4363848 - Removed M56 GPU die rev B13 support from BOM.</div><div>2005/12/02 - 4363870 - Removed M1a support from BOM.</div><div>2005/12/02 - 4217524 - Updated part number for J6430.</div><div>DMS Release #12000-13000 (DVT releases)</div><div>2005/12/07 - 4375840 - Synced 4 pages from mlb_dvt branch back to trunk.</div><div>2005/12/12 - 4235898 - Changes to LVDS net names to support mux option.</div><div>2005/12/12 - 4362451 - Added MAKE_BASE=TRUE to SMC 32KHz SUSCLK net.</div><div>2006/01/03 - 4375840 - Synced 1 page from mlb_dvt branch back to trunk.</div><div>2006/01/03 - 4290282 - Removed BOM table, changed L9455 to 155S0002.</div><div>2006/01/03 - 4347845 - Changed LVDS pull-downs from 10K to 8.2K.</div><div>2006/01/03 - 4391436 - Swapped N/P signal names on one portion of SATA_R2D.</div><div>2006/01/03 - 4362451 - Changed SCH/PCB/BOM part descriptions for Rev A.</div><div>2006/01/03 - 4362451 - Removed power jumpers and 0-ohm resistor.</div><div>2006/01/05 - 4362566 - Removed 920- number for thin PCB option.</div><div>2006/01/05 - 4394079 - Added BOMOPTION to SYS_ONEWIRE pull-up.</div><div>2006/01/05 - 4362451 - Removed power jumpers and 0-ohm resistor.</div><div>2006/01/05 - 4362451 - Restructured BOM tables to eliminate LeMenu.</div><div>2006/01/06 - 4402184 - Changed R7540 value for IMVP6 load-line improvement.</div><div>2006/01/06 - 4362451 - Added System Block Diagram, updated Power Diagram.</div><div>2006/01/06 - 4362451 - Changed BOM options for production SMC, BootROM.</div><div>DMS Release #A000 (PVT Release)</div><div>2006/01/21 - 4412882 - Changed R7623 from 1.33K to 931 ohms.</div><div>2006/01/21 - 4414757 - Changed 138S0552 to 138S0580 & 138S0553 to 138S0581.</div><div>2006/01/26 - 4420815 - Changed 2x 128S0077 to 128S0068.</div><div>DMS Release #B000 (PVT BOM Update)</div><div>2006/02/09 - 4440116 - Pulled new schematic part number (051-7099).</div><div>2006/02/09 - 4440116 - Restructured BOM for 3 CPU configs.</div><div>2006/02/09 - 4440116 - Updated BootROM / SMC part numbers.</div><div>DMS Release #A000 (Ramp Config Update)</div><div>2006/02/13 - 4420815 - Changed remaining 128S0077 to 128S0086.</div><div>2006/02/13 - 4420815 - Added 128S0077 as alternate for 128S0086.</div><div>2006/02/13 - 4437189 - Changed R7757 to 1Mohm & R7770 to 100K.</div><div>2006/02/13 - 4431947 - Removed NO STUFF option from C3309.</div><div>DMS Release #B000 (PVT BOM Roll-In)</div><div>2006/02/17 - 4449123 - Changed C7537: 4.7nF -> 47pF, R7537: 3.57K -> 4.42K.</div><div>DMS Release #C000 (Ramp BOM Update)</div><div>2006/03/03 - 4457745 - Added 128S0094 & 128S0095 as alternates for 128S0060.</div><div>2006/03/03 - 4457801 - Added 128S0081 as alternate for 128S0061.</div><div>2006/03/03 - 4466770 - Changed R7920 from 5% to 1% to reduce variation.</div><div>2006/03/03 - 4399085 - Changed C7532 from 10nF to 15nF to slow CPU slew rate.</div><div>2006/03/03 - 4424175 - Changed 8 VRAM strap resistors to enable ICT testing.</div><div>DMS Release #D000 (BOM Update)</div><div>2006/03/31 - 4485021 - Changed R7542 from 9.31K to 11.5K for CPU VCore OCP.</div><div>2006/03/31 - 4498859 - Updated BOM table for screened ISL6262.</div><div>DMS Release #E000 (BOM Update)</div><div>2006/03/31 - 4436716 - Added BOM table for ATI rev B26.</div><div>2006/04/05 - 4502903 - Reset BOM part numbers & EEE codes for B26 change.</div><div>DMS Release #F000 (New EEE/BOM Release)</div><div>DMS Release #G000 (RFA Re-release)</div><div>2006/04/17 - 4517184 - Updated BOM part #s and EEE codes for config changes.</div><div>DMS Release #H000 (BOM Update)</div></div></div><div><div><div>SIZE</div><div>DRAWING NUMBER</div><div>REV.</div></div><div><div>D</div><div>051-7099</div><div>H</div></div><div><div>SCALE</div><div>NONE</div><div>SHT</div><div>100</div><div>OF</div><div>104</div></div></div><div><div><div>8</div><div>7</div><div>6</div><div>5</div><div>4</div><div>3</div><div>2</div><div>1</div></div></div></div></div></div>															

</