

8		7		6		5		4		3		2		1					
1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.														REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.																		DATE	DATE
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.														E		408158	PRODUCTION RELEASED	11/01/05	?
IMG5 17" REV E																			
11/01/05																			
D	PDF	CSA	CONTENTS	SYNC	MASTER	DATE	PDF	CSA	CONTENTS	SYNC	MASTER	DATE	PDF	CSA	CONTENTS	SYNC	MASTER	DATE	
	2	2	System Block Diagram	FINO-DD		06/20/2005	38	54	CPU AVDD VREG	FINO-HS		06/20/2005	74	132	Vesta Ethernet PHY	Q63		08/01/2005	
	3	4	Power Block Diagram	FINO-PC		06/20/2005	39	55	T,V,I SENSORS	FINO-HS		06/20/2005	75	136	ETHERNET CONNECTOR	FINO-DC		06/20/2005	
	4	5	Table Items	FINO-M23		08/26/2005	40	56	CPU ALIASES & MISC	FINO-HS		06/20/2005	76	138	Shasta FireWire	Q63		08/01/2005	
	5	6	FUNC TEST 1 OF 2	FINO-ME		06/20/2005	41	58	KODIAC NBMEM PWR & CAPS	Q63		08/01/2005	77	139	Vesta FireWire PHY	Q63		08/01/2005	
	6	7	Power Conn / Alias	M23-PC		06/20/2005	42	59	Kodiak Memory Dq/Ctl	FINO-DS		06/20/2005	78	140	FIREWIRE CONNECTORS	FINO-DC		06/20/2005	
C	7	8	Signal Alias	FINO-DD		06/20/2005	43	61	Parallel Term	FINO-DS		06/20/2005	79	142	USB Host Interfaces	FINO-PC		07/05/2005	
	8	9	FUNC TEST 2 OF 2	FINO-ME		06/20/2005	44	62	Main Memory Clock Buffer	FINO-DS		06/20/2005	80	143	USB Device Interfaces	FINO-PC		06/20/2005	
	9	11	1.8V Vreg	M23-PC		06/20/2005	45	63	MEMORY ADDR BRANCHING	FINO-DS		06/20/2005	81	144	Flash Media Ctrl	FINO-PC		06/20/2005	
	10	12	1.5V Vreg	FINO-PC		06/20/2005	46	67	Memory Dimm A	FINO-DS		06/20/2005	82	145	Flash Connector	FINO-PC		06/20/2005	
	11	13	1.2V Vreg	FINO-PC		06/20/2005	47	68	MLB Mem Series Term	FINO-DS		06/20/2005	83	147	AUDIO: CODEC	FINO-SO		10/07/2005	
	12	15	2.5V Vreg	FINO-PC		06/20/2005	48	69	On-Board DDR SDRAM	FINO-DS		06/20/2005	84	148	AUDIO: LINE INPUT AMP	FINO-SO		10/07/2005	
	13	16	5V & 3.3V Fets	FINO-PC		06/20/2005	49	70	On-Board DDR SDRAM	FINO-DS		06/20/2005	85	150	AUDIO: LINE OUT AMP	FINO-SO		10/07/2005	
	14	17	Vesta Core / Misc	FINO-DC		06/20/2005	50	82	KODIAK PCI-E X16	Q63		08/01/2005	86	152	AUDIO: SPEAKER AMP	FINO-SO		10/07/2005	
	15	19	KODIAK CORE & BYPASS	Q63		08/01/2005	51	84	GPU PCIe	M23-DD		06/20/2005	87	153	AUDIO: CONNECTORS	FINO-SO		10/07/2005	
	16	20	KODIAK & SHASTA MISC	FINO-ME		06/20/2005	52	85	Graphics Vregs	M23-DD		06/20/2005	88	154	AUDIO: POWER SUPPLIES	FINO-SO		10/07/2005	
B	17	23	Shasta Core Power	Q63		08/01/2005	53	86	GPU Core Power	FINO-DD		06/20/2005							
	18	24	Shasta Serial / Misc	FINO-ME		06/20/2005	54	87	GPU Frame Buffer	FINO-DD		06/20/2005							
	19	25	PULSAR2 POWER	Q63		08/01/2005	55	88	FB Series Termination	FINO-DD		06/20/2005							
	20	26	PULSAR2 CLOCKS	FINO-ME		06/20/2005	56	89	GPU GDDR SDRAM A	FINO-DD		06/20/2005							
	21	27	Pulsar Aliases	FINO-ME		06/20/2005	57	90	GPU GDDR SDRAM B	FINO-DD		06/20/2005							
	22	28	System Management Unit	Q63		08/01/2005	58	92	GPU Straps	FINO-DD		06/20/2005							
	23	29	SMU SUPPLEMENTAL (2)	FINO-HS		06/20/2005	59	93	GPU DVI & DACs	FINO-DD		06/20/2005							
	24	30	SMU SUPPLEMENTAL (3)	FINO-HS		06/20/2005	60	96	TMDS/Inverter/ExtVGA	M23-DD		06/20/2005							
	25	31	SMU SUPPLEMENTAL (4)	FINO-HS		06/20/2005	61	97	KODIAK PCI-E CONST	FINO-DD		06/20/2005							
	26	32	Fan 0, 1 & System Temp	FINO-HS		06/20/2005	62	98	KODIAK HT16	Q63		08/01/2005							
A	27	33	Fan 2 & HD Temp	FINO-HS		06/20/2005	63	101	HT ALIASES	FINO-ME		06/20/2005							
	28	39	I2C Connections	FINO-ME		06/20/2005	64	103	Shasta HyperTransport	Q63		08/01/2005							
	29	41	KODIAK EI PWR & CAPS	Q63		08/01/2005	65	119	Shasta PCI Interface	Q63		08/01/2005							
	30	42	KODIAK EI A	Q63		08/01/2005	66	120	PCI SERIES TERMINATION	FINO-MW		06/20/2005							
	31	43	CPU EI AND IO	FINO-HS		06/20/2005	67	121	AIRPORT & BLUETOOTH	FINO-MW		06/20/2005							
	32	44	KODIAK EI B	Q63		08/01/2005	68	122	USB 2.0 PCI Interface	Q63		08/01/2005							
	33	47	CPU STRAPS	FINO-HS		06/20/2005	69	125	BootROM	Q63		08/01/2005							
	34	48	CPU POWER AND BYPASS	FINO-HS		06/20/2005	70	127	Shasta Disk	M23-DC		06/20/2005							
	35	49	PROC DECOUPLING	FINO-HS		06/20/2005	71	129	Disk Connectors	M23-DC		06/20/2005							
	36	50	CPU VCORE VREG	M23-HS		06/20/2005	72	130	ENET SERIES TERM	FINO-DC		06/20/2005							
	37	52	CPU VCORE MORE BYPASS	FINO-HS		06/20/2005	73	131	Shasta Ethernet	Q63		08/01/2005							
8		7		6		5		4		3		2		1					

DIMENSIONS ARE IN MILLIMETERS


XX : _____

X.XX : _____

X.XXX : _____

ANGLES : _____

DO NOT SCALE DRAWING




THIRD ANGLE PROJECTION

METRIC				<div>Apple Computer Inc.</div> <div>NOTICE OF PROPRIETARY PROPERTY</div> <div>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</div> <div>I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</div> <div>II NOT TO REPRODUCE OR COPY IT</div> <div>III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</div> <div>SCH,MLB,IMG5,17</div>			
DRAFTER		DESIGN CK					
ENG APPD		MFG APPD					
QA APPD		DESIGNER					
RELEASE		SCALE	NONE	TITLE		DRAWING NUMBER	
MATERIAL/FINISH NOTED AS APPLICABLE		SIZE	D	REV. E		SHT 1 OF 154	


8		7		6		5		4		3		2		1	
PROCESSORS												ASICS			
NEED TO UPDATED BIN CODES AS NOTES															
PART #		QTY	DEVICE	PACKAGE	DESCRIPTION	VALUE	VOLT.	WATT.	TOL.	REFERENCE DESIGNATOR(S)	BOM OPTION				
337S3224		1	PROCESSOR	CBGA-576-1MM	IC,GPUL,DD3.1,1.9G,85C	1.9GHZ	1.10V	45W	50MV	U4300	17_INCH_LCD				CRITICAL
337S3220		1	PROCESSOR	CBGA-576-1MM	IC,GPUL,DD3.1,2.1G,85C	2.1GHZ	1.10V	45W	50MV	U4300	20_INCH_LCD				CRITICAL
PART NUMBER		ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:										
337S3225		337S3224	17_INCH_LCD	U4300	IC,DD3.1,1.9G,1.15V										
337S3226		337S3224	17_INCH_LCD	U4300	IC,DD3.1,1.9G,1.20V										
337S3227		337S3224	17_INCH_LCD	U4300	IC,DD3.1,1.9G,1.25V										
337S3228		337S3224	17_INCH_LCD	U4300	IC,DD3.0X,1.9G,1.15V										
337S3229		337S3224	17_INCH_LCD	U4300	IC,DD3.0X,1.9G,1.20V										
337S3230		337S3224	17_INCH_LCD	U4300	IC,DD3.0X,1.9G,1.25V										
337S3231		337S3224	17_INCH_LCD	U4300	IC,DD3.0X,1.9G,1.30V										
337S3221		337S3220	20_INCH_LCD	U4300	IC,DD3.1,2.1G,1.15V										
337S3222		337S3220	20_INCH_LCD	U4300	IC,DD3.1,2.1G,1.20V										
337S3223		337S3220	20_INCH_LCD	U4300	IC,DD3.1,2.1G,1.25V										
												MISC PARTS			
PART#		QTY	DESCRIPTION		REFERENCE DESIGNATOR(S)		BOM OPTION								
051-6790		1	PCB,SCHEM,MLB,M23		SCH1		17_INCH_LCD								
051-6863		1	PCB,SCHEM,MLB,M33		SCH1		20_INCH_LCD								
820-1783		1	PCB,FAB,MLB,M23		MLB1		17_INCH_LCD		CRITICAL						
820-1766		1	PCB,FAB,MLB,M33		MLB1		20_INCH_LCD		CRITICAL						
062-2082		1	SPEC,VENDOR PACKAGING PROCEDURE		VPP1										
825-6447		1	BARCODE LABEL, MLB		LBL1										
341T1751		1	IC,FLASH,1MX8,3.3V,90NS		UC500				CRITICAL						
341T1752		1	PURCH ASSY, SMU BIG		U2800				CRITICAL						
603-7318		1	M23 CPU HEATSINK		MECH1		OMIT		CRITICAL						
603-7321		1	M33 CPU HEATSINK		MECH1		OMIT		CRITICAL						
603-7319		1	M23 GPU HEATSINK		MECH2		OMIT		CRITICAL HEATSINKS ARE NOW ON THE PD BOM						
603-7322		1	M33 GPU HEATSINK		MECH2		OMIT		CRITICAL						
603-7320		1	M23 NB HEATSINK		MECH3		OMIT		CRITICAL						
603-7323		1	M33 NB HEATSINK		MECH3		OMIT		CRITICAL						
875-1905		1	CPU GAP FILLER		GAP1										
875-2429		1	LED COVER TAPE		TAPE1		17_INCH_LCD								
												ALTERNATES			
PART NUMBER		ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:										
378S0140		378S0141		LED700,LED702	KINGBRIGHT LED										
343S0388		343S0356		U1701	VESTA A4										
126S0078		126S0086		C722	EL CAP										
126S0068		126S0088		CF000	EL CAP										
353S1321		353S1105		U400	LM339										
138S0558		138S0547			10UF CAP ALL LOC.										
124-0338		124-0333			PANASONIC CAPS										
Table Items															
SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005															
NOTICE OF PROPRIETARY PROPERTY															
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING															
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE															
II NOT TO REPRODUCE OR COPY IT															
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART															
APPLE COMPUTER INC.												SIZE	DRAWING NUMBER		REV.
												D	051-6790		E
												SCALE	SHT	OF	
												NONE	5	154	

www.laptop-schematics.com




8	7	6	5	4	3	2	1
D	THE FOLLOWING NETS ARE USED ONLY WHEN THE DEVELOPMENT BOM OPTION IS ENABLED						
	NO_TEST=YES	ENET_TXD_R<7>	130 131	NO_TEST=YES	TP_VESTA_TVCO_24	139	
	NO_TEST=YES	ENET_TXD_R<6>	130 131	NO_TEST=YES	TP_VESTA_TXC_RXC_DELAY	132	
	NO_TEST=YES	ENET_TXD_R<5>	130 131	NO_TEST=YES	TP_I2S2_SB_TO_DEV.DTO	134	
	NO_TEST=YES	ENET_TXD_R<4>	130 131	NO_TEST=YES	TP_NB_APSYNC	44	
	NO_TEST=YES	ENET_TXD_R<3>	130 131	NO_TEST=YES	TP_SB_WATCHDOG	24	
	NO_TEST=YES	ENET_TXD_R<2>	130 131	NO_TEST=YES	NC_CPU_TBN.CLK		
	NO_TEST=YES	ENET_TXD_R<1>	130 131	NO_TEST=YES	NC_J3108_10	31	
	NO_TEST=YES	ENET_TXD_R<0>	130 131	NO_TEST=YES	NC_J3108_11	31	
	NO_TEST=YES	ENET_TXD<7>	130 131 132	NO_TEST=YES	NC_J3108_12	31	
C	NO_TEST=YES	ENET_TXD<6>	130 131 132	NO_TEST=YES	NC_J3108_8	31	
	NO_TEST=YES	ENET_TXD<5>	130 131 132	NO_TEST=YES	NC_J3108_9	31	
	NO_TEST=YES	ENET_TXD<4>	130 131 132	NO_TEST=YES	NC_JTAGMUX_3	30	
	NO_TEST=YES	ENET_TXD<3>	130 131 132	NO_TEST=YES	NC_PPIV5_PULSAR	12	
	NO_TEST=YES	ENET_TXD<2>	130 131 132				
	NO_TEST=YES	ENET_TXD<1>	130 131 132				
	NO_TEST=YES	ENET_TXD<0>	130 131 132				
	NO_TEST=YES	ENET_RXD_R<7>	130 131 132				
	NO_TEST=YES	ENET_RXD_R<6>	130 131 132				
	NO_TEST=YES	ENET_RXD_R<5>	130 131 132				
B	NO_TEST=YES	ENET_RXD_R<4>	130 131 132				
	NO_TEST=YES	ENET_RXD_R<3>	130 131 132				
	NO_TEST=YES	ENET_RXD_R<2>	130 131 132				
	NO_TEST=YES	ENET_RXD_R<1>	130 131 132				
	NO_TEST=YES	ENET_RXD_R<0>	130 131 132				
	NO_TEST=YES	ENET_RXD<7>	130 131				
	NO_TEST=YES	ENET_RXD<6>	130 131				
	NO_TEST=YES	ENET_RXD<5>	130 131				
	NO_TEST=YES	ENET_RXD<4>	130 131				
	NO_TEST=YES	ENET_RXD<3>	130 131				
A	NO_TEST=YES	ENET_RXD<2>	130 131				
	NO_TEST=YES	ENET_RXD<1>	130 131				
	NO_TEST=YES	ENET_RXD<0>	130 131				
	NO_TEST=YES	ENET_TX_EN_R	130 131				
	NO_TEST=YES	ENET_TX_ER_R	130 131				
	NO_TEST=YES	ENET_TX_EN	130 131 132				
	NO_TEST=YES	ENET_TX_ER	130 131 132				
	NO_TEST=YES	TP_HT_MB_TO_NB_CLK_N<1>	101				
	NO_TEST=YES	TP_HT_MB_TO_NB_CLK_P<1>	101				
	NO_TEST=YES	NC_CPU_AFN	56				
THE FOLLOWING PULSAR NETS WILL BE TESTED VIA TEST JET							
NO_TEST=YES	CPU_A_TBN.CLK_R	26		NO_TEST=YES	Q803_C	8	
NO_TEST=YES	CPU_B_TBN.CLK_R	26		NO_TEST=YES	PLLLOCK	8 43	
NO_TEST=YES	CPU_A_APSYNC_R	26					
NO_TEST=YES	CPU_B_APSYNC_R	26		NO_TEST=YES	LED_PPIV8_RUN_P	11	
NO_TEST=YES	NB_APSYNC_R	26		NO_TEST=YES	LED_PPIV8_RUN_N	11	
NO_TEST=YES	HT_SB_REFCLK_R	26		NO_TEST=YES	PPIV5_RUN_FOR_LED	12	
NO_TEST=YES	HT_NB_REFCLK_H0_R	26		NO_TEST=YES	LED_PPIV5_RUN_N	12	
NO_TEST=YES	HT_NB_REFCLK_L0_R	26		NO_TEST=YES	LED_PPIV5_RUN_P	12	
NO_TEST=YES	CLK_RAIREF_200M_P_R	26		NO_TEST=YES	PULSAR_IV5_RUN_SWITCH	12	
NO_TEST=YES	CLK_RAIREF_200M_N_R	26		NO_TEST=YES	PPIV2_RUN_FOR_LED	13	
NO_TEST=YES	NB_PMR.CLK_P_R	26		NO_TEST=YES	LED_PPIV2_RUN_N	13	
NO_TEST=YES	NB_PMR.CLK_N_R	26		NO_TEST=YES	LED_PPIV2_RUN_P	13	
NO_TEST=YES	NB_PCIE_REFCLK_P_C	26		NO_TEST=YES	KP_V<1>	45	
NO_TEST=YES	NB_PCIE_REFCLK_N_C	26		NO_TEST=YES	KP_V<2>	45	
NO_TEST=YES	GPU_SLOT_PCIE_REFCLK_P_C	26		NO_TEST=YES	CPU_SENSE_KP_V	45	
NO_TEST=YES	GPU_SLOT_PCIE_REFCLK_N_C	26		NO_TEST=YES	NB_PLL_OUT_TRG_R	45	
NO_TEST=YES	PCIE_A_REFCLKIN_P_C	26		NO_TEST=YES	NB_PLL_OUT_TRG	59	
NO_TEST=YES	PCIE_A_REFCLKIN_N_C	26		NO_TEST=YES	PP5V_T555		
NO_TEST=YES	PCIE_B_REFCLKIN_P_C	26		NO_TEST=YES	T555_DISC		
NO_TEST=YES	PCIE_B_REFCLKIN_N_C	26		NO_TEST=YES	T555_THRES		
NO_TEST=YES	PCIE_C_REFCLKIN_P_C	26		NO_TEST=YES	T555_OUT		
NO_TEST=YES	PCIE_C_REFCLKIN_N_C	26		NO_TEST=YES	T555_PWM		
NO_TEST=YES	PCIE_D_REFCLKIN_P_C	26		NO_TEST=YES	PP3V3_GPU_TSENSE	93	
NO_TEST=YES	PCIE_D_REFCLKIN_N_C	26		NO_TEST=YES	TSENSE_GPU_OVERTEMP_L	93	
NO_TEST=YES	PCIE_E_REFCLKIN_P_C	26		NO_TEST=YES	TSENSE_GPU_ADD0	93	
NO_TEST=YES	PCIE_E_REFCLKIN_N_C	26		NO_TEST=YES	TSENSE_GPU_ADD1	93	
NO_TEST=YES	PCIE_F_REFCLKIN_P_C	26		NO_TEST=YES	GPU_DIODE_PLUS	93	
NO_TEST=YES	PCIE_F_REFCLKIN_N_C	26		NO_TEST=YES	GPU_DIODE_MINUS	93	
NO_TEST=YES	NB_DDR_REFCLK_P_R	26		NO_TEST=YES	LED8700_P	136	
NO_TEST=YES	NB_DDR_REFCLK_N_R	26		NO_TEST=YES	LED8701_P	136	
NO_TEST=YES	CLK_RAI_GIGE_25MHZ_R	26					
NO_TEST=YES	QUA0_REF_25MHZ_R	26					
NO_TEST=YES	SB_CLK25M_SATA_R	26					
NO_TEST=YES	QUA1_REF_25MHZ_R	26					
NO_TEST=YES	PCI_CLK33M_SB_EXT_R	26					
NO_TEST=YES	SB_AIRPRT_CLK_33MHZ_R	26					
NO_TEST=YES	CLK_RAI_REFCLK_66M_R	26					
NO_TEST=YES	SB_USB2_CLK_33MHZ_R	26					
THE FOLLOWING NETS DO NOT HAVE TEST POINT BECAUSE OF ROUTING DENSITY AND SIGNAL INTEGRITY. TEST COVERAGE WILL BE BY FCT NOTE FOR SHARING: DO NOT INCLUDE THIS LIST UNTIL PCB LAYOUT ADDS TEST POINTS. THIS LIST IS A RESULT OF PCB LAYOUT HAVING DIFFICULTY PLACING TEST POINTS ON THESE NETS							
NO_TEST=YES	100M_N<0>	82 97		NO_TEST=YES	TP_JTAG_SB_TCK	20	
NO_TEST=YES	100M_P<0>	82 97		NO_TEST=YES	TP_JTAG_SB_TDI	20	
NO_TEST=YES	CKA_N<0>	84 97		NO_TEST=YES	TP_JTAG_SB_TDO	20	
NO_TEST=YES	CKA_P<0>	84 97		NO_TEST=YES	TP_JTAG_SB_TMS	20	
NO_TEST=YES	HT_NB_N<0>	98 101		NO_TEST=YES	JTAG_SB_TRST_L	20 24	
NO_TEST=YES	HT_NB_P<0>	98 101					
NO_TEST=YES	HT_NB_REFCLK_NF<0>	98 101		NO_TEST=TRUE	TP_JTAG_SB_TCK	20 30	
NO_TEST=YES	HT_NB_REFCLK_PF<0>	98 101		NO_TEST=TRUE	TP_JTAG_SB_TDI	20 30	
NO_TEST=YES	HT_NB_TO_SB_CAD_N<0..7>	101		NO_TEST=TRUE	TP_JTAG_SB_TDO	20 30	
NO_TEST=YES	HT_NB_TO_SB_CAD_P<0..7>	101		NO_TEST=TRUE	TP_JTAG_SB_TMS	20 30	
NO_TEST=YES	HT_NB_TO_SB_CLK_P<0>	101		NO_TEST=TRUE	JTAG_SB_TRST_L	20 24	
NO_TEST=YES	HT_NB_TO_SB_CLK_N<0>	101					
NO_TEST=YES	HT_SB_TO_NB_CAD_N<0..7>	101					
NO_TEST=YES	HT_SB_TO_NB_CAD_P<0..7>	101					
NO_TEST=YES	HT_SB_TO_NB_CLK_P<0>	101					
NO_TEST=YES	HT_SB_TO_NB_CLK_N<0>	101					
NO_TEST=YES	PCIE_SLOTA_TO_NB_N<0..15>	9 82 84 97					
NO_TEST=YES	PCIE_SLOTA_TO_NB_P<0..15>	9 82 84 97					
NO_TEST=YES	UATA_DA<0>	127 129					
NO_TEST=YES	UATA_DD<1>	127 129					
NO_TEST=YES	UATA_DD<14>	127 129					
NO_TEST=YES	PCIE_NB_TO_SLOTA_N<0>	9 82 84 97					
NO_TEST=YES	PCIE_NB_TO_SLOTA_N<3>	9 82 84 97					
NO_TEST=YES	PCIE_NB_TO_SLOTA_NF<13>	9 82 97					
NO_TEST=YES	PCIE_NB_TO_SLOTA_NF<7>	9 82 97					
NO_TEST=YES	PCIE_NB_TO_SLOTA_P<1>	9 82 84 97					
NO_TEST=YES	PCIE_NB_TO_SLOTA_P<10>	9 82 84 97					
NO_TEST=YES	PCIE_NB_TO_SLOTA_PF<13>	9 82 97					
NO_TEST=YES	PCIE_NB_TO_SLOTA_PF<14>	9 82 97					
NO_TEST=YES	PCIE_NB_TO_SLOTA_NF<12>	9 82 97					
NO_TEST=YES	PCIE_NB_TO_SLOTA_PF<10>	9 82 97					
NO_TEST=YES	PCIE_NB_TO_SLOTA_PF<4>	9 82 97					
NO_TEST=YES	HT_MB_TO_NB_CTL_N<1>	98					
NO_TEST=YES	HT_MB_TO_NB_CTL_P<1>	98					
NO_TEST=YES	HT_NB_TO_MB_CTL_N<1>	98					
NO_TEST=YES	HT_NB_TO_MB_CTL_P<1>	98					
NO_TEST=YES	HT_NB_TO_SB_CTL_N<0>	101					
NO_TEST=YES	HT_SB_TO_NB_CTL_P<0>	101					
NO_TEST=YES	CLK_KOD_100M_NF<0>	82 97					
NO_TEST=YES	CLK_KOD_100M_PF<0>	82 97					
NO_TEST=YES	EI_CPU_TO_NB_CLK_N	43 56					
NO_TEST=YES	EI_CPU_TO_NB_CLK_P	43 56					
NO_TEST=YES	EI_CPU_TO_NB_SR_N<1>	9 43 56					
NO_TEST=YES	EI_CPU_TO_NB_SR_P<1>	9 43 56					
NO_TEST=YES	EI_NB_TO_CPU_CLK_N	43 56					
NO_TEST=YES	EI_NB_TO_CPU_CLK_P	43 56					
NO_TEST=YES	EI_NB_TO_CPU_SR_N<0>	9 43 56					
NO_TEST=YES	EI_NB_TO_CPU_SR_P<0>	9 43 56					
NO_TEST=YES	PLLTSTOUT	43 47					
NO_TEST=YES	UATA_DD<13>	127 129					
NO_TEST=YES	CPU_SPARE2	43 47					
NO_TEST=YES	RFBP<51>	88 89					
NO_TEST=YES	TP_CPU_TRIGGER_OUT	56					
NO_TEST=YES	UATA_DD<12>	127 129					
NO_TEST=YES	EI_CPU_SYSCLK_P	43 56					
NO_TEST=YES	EI_CPU_TO_NB_SR_N<1>	9 43 56					
NO_TEST=YES	EI_CPU_TO_NB_SR_P<1>	9 43 56					
NO_TEST=YES	EI_NB_TO_CPU_SR_N<0>	9 43 56					
NO_TEST=YES	EI_NB_TO_CPU_SR_P<0>	9 43 56					
ADDING NO_TEST TO ALL PCIE NETS TO AVOID STUBS WILL GET COVERAGE IN FCT WITH A DIAG THAT CHECKS THAT THE BUS IS 16 LANES WIDE							
NO_TEST=YES	PCIE_NB_TO_SLOTA_NF<0..15>	9 82 97		NO_TEST=YES	TP_JTAG_VESTA_TDI	17	
NO_TEST=YES	PCIE_NB_TO_SLOTA_PF<0..15>	9 82 97		NO_TEST=TRUE	TP_JTAG_VESTA_TDO	17	
NO_TEST=YES	PCIE_NB_TO_SLOTA_N<0..15>	9 82 84 97		NO_TEST=TRUE	TP_JTAG_VESTA_TCK	17	
NO_TEST=YES	PCIE_NB_TO_SLOTA_P<0..15>	9 82 84 97		NO_TEST=TRUE	TP_JTAG_VESTA_TMS	17	
NO_TEST=YES	PCIE_SLOTA_TO_NB_NF<0..15>	84 97		NO_TEST=TRUE	TP_JTAG_VESTA_TRST_L	17	
NO_TEST=YES	PCIE_SLOTA_TO_NB_PF<0..15>	84 97					
NO_TEST=YES	PCIE_SLOTA_TO_NB_N<0..15>	9 82 84 97					
NO_TEST=YES	PCIE_SLOTA_TO_NB_P<0..15>	9 82 84 97					
JTAG TEST POINTS NEED TO BE ON THE BOTTOM OF THE BOARD ADDING FUNC_TEST=TRUE TO THESE NETS							
NO_TEST=TRUE	TP_JTAG_SB_TCK	20		NO_TEST=TRUE	JTAG_NB_TCK	20 30	
NO_TEST=TRUE	TP_JTAG_SB_TDI	20		NO_TEST=TRUE	JTAG_NB_TDI	20 30	
NO_TEST=TRUE	TP_JTAG_SB_TDO	20		NO_TEST=TRUE	JTAG_NB_TDO	20 30	
NO_TEST=TRUE	TP_JTAG_SB_TMS	20		NO_TEST=TRUE	JTAG_NB_TMS	20 30	
NO_TEST=TRUE	JTAG_SB_TRST_L	20 24		NO_TEST=TRUE	JTAG_NB_TRST_L	20	
NO_TEST=TRUE	TP_JTAG_VESTA_TDI	17					
NO_TEST=TRUE	TP_JTAG_VESTA_TDO	17					
NO_TEST=TRUE	TP_JTAG_VESTA_TCK	17					
NO_TEST=TRUE	TP_JTAG_VESTA_TMS	17					
NO_TEST=TRUE	TP_JTAG_VESTA_TRST_L	17					
NO_TEST=TRUE	JTAG_CPU_TCK	30 43					
NO_TEST=TRUE	JTAG_CPU_TDI	30 43					
NO_TEST=TRUE	JTAG_CPU_TDO	30 43 47					
NO_TEST=TRUE	JTAG_CPU_TMS	30 43					
NO_TEST=TRUE	JTAG_CPU_TRST_L	43 47					
FUNG TEST 2 OF 2							
SYNC_MASTER=FINO-ME							SYNC_DATE=06/20/2005
NOTICE OF PROPRIETARY PROPERTY							
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING							
I I TO MAINTAIN THE DOCUMENT IN CONFIDENCE							
I I NOT TO REPRODUCE OR COPY IT							
I I I NOT TO REVEAL OR PUBLISH IN WHOLE OR PART							
APPLE COMPUTER INC.							
SIZE	DRAWING NUMBER	REV.					
D	051-6790	E					
SCALE	SHT	9	OF	154			
NONE							

1.8V VOLTAGE REGULATOR




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S0340	376S0388		Q1101,Q1102	




1.8V Vreg	
SYNC_MASTER=M23-PC	SYNC_DATE=06/20/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.		SIZE	DRAWING NUMBER	REV.
		D	051-6790	E
SCALE		NONE	SHT	11 OF 154



PP1V2_ALL VOLTAGE REGULATOR




NOTE:
SET OUTPUT=1.22-1.23V
IRU3037ACS VREF=0.8VDC
VOUT=VREF*(R1003+R1005)/R1005=1.22-1.23VDC

POWER BUDGET CURRENT OF TOTAL RAILS
3.2A PEAK
2.6A CONTINUOUS

PP1V2_PWRON FET SWITCH


PEAK CURRENT 1.3A
1.0A CONTINUOUS



PP1V2_PWRON COMES UP BEFORE GPU_POWERUP_L SO THAT SHASTA CORE GETS POWER BEFORE ANYTHING ELSE

PP1V2_RUN FET SWITCH

PEAK CURRENT 1.3A IF KODIAK 1.2V CAN BE TURNED OFF IN SLEEP. 0.6A/M33 0.0A/M23 IF NOT



1.2V Vreg

SYNC_MASTER=FINO-PC SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT		13 OF 154
	NONE		

PP2V5_ALL VOLTAGE REGULATOR




NOTE:
SET OUTPUT=2.5V
IRU3037CS VREF=1.24VDC
VOUT=VREF*(R1581+R1582)+1=5.505VDC
POWER BUDGET CURRENT OF TOTAL RAILS
0.2A PEAK
0.1A CONTINUOUS

PP2V5_PWRON FET SWITCH
PEAK CURRENT 0.1A




PP2V5_RUN FET SWITCH
PEAK CURRENT 0.1A



2.5V Vreg		
SYNC_MASTER=FINO-PC		SYNC_DATE=06/20/2005
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE		SHT	15 OF 154
NONE			



5V & 3.3V Fets

SYNC_MASTER=FINO-PC

SYNC_DATE=06/20/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE		SHT	16 OF 154
NONE			

Page Notes

Power aliases required by this page:

Signal aliases required by this page:
(NONE)


BOM options provided by this page:

- VESTA1V2_BURST / VESTA1V2_PULSE
Controls operating mode of Vesta 1.2V regulator. If both options are off the regulator will be in continuous mode.

VESTA JTAG

139 132 17 7 =PP3V3_ENETFW

VESTA HAS INTERNAL PULLUPS. MLB
PULLUPS MAY BE NOSTUFFED IN EVT.



TP_JTAG_VESTA_TCK
TP_JTAG_VESTA_TDI
TP_JTAG_VESTA_TDO
TP_JTAG_VESTA_TMS
TP_JTAG_VESTA_TRST_L

MAKE_BASE=TRUE
MAKE_BASE=TRUE
MAKE_BASE=TRUE
MAKE_BASE=TRUE
MAKE_BASE=TRUE

=JTAG_VESTA_TCK 17
=JTAG_VESTA_TDI 17
=JTAG_VESTA_TDO 17
=JTAG_VESTA_TMS 17
=JTAG_VESTA_TRST_L




M23: ADDED C1726 AND C1744 PER BROADCOM RECOMMENDATIONS

139 132 7 =PP1V2_ENETFW

L1700
FERR-EMI-600-OHM

PP1V2_VESTA_AVDDL

MIN_LINK_WIDTH=0.50 MM
MIN_NECK_WIDTH=0.25 MM
VOLTAGE=1.2V



=PP3V3_ENETFW 7 17 132 139

Q1750
2N7002DW-X-F
SOT-363

R1752
10K
5%
1/16W
MF-LP
402

RESET ASSERT REQUIREMENT IS 20MS TO 100MS

Q1750
2N7002DW-X-F
SOT-363

RESET H

132 VESTA RESET H

4

5

3

2

1

0

1

2

3

4

5

6

7

8

To keep Vesta from being held
in reset when system is off
NOTE: Reset GPIO is active HIGH

VESTA MISC

U1701
VESTA-V1.3
FPGA-200-LP
1 OF 3

REGSUP1
REGSEN1
REGCTL1

REGSUP2
REGSEN2
REGCTL2

TP VESTA 2 5V EN

TP VESTA REGSUP1

TP VESTA REGSEN1

TP VESTA REGCTL1

TP VESTA REGSUP2

TP VESTA REGSEN2

TP VESTA REGCTL2

TP VESTA REGSUP1

TP VESTA REGSEN1

TP VESTA REGCTL1

TP VESTA REGSUP2

TP VESTA REGSEN2

TP VESTA REGCTL2

TP VESTA REGSUP1

TP VESTA REGSEN1

TP VESTA REGCTL1

TP VESTA REGSUP2

TP VESTA REGSEN2

TP VESTA REGCTL2

TP VESTA REGSUP1

TP VESTA REGSEN1

TP VESTA REGCTL1

TP VESTA REGSUP2

TP VESTA REGSEN2

TP VESTA REGCTL2

TP VESTA REGSUP1

TP VESTA REGSEN1

TP VESTA REGCTL1

TP VESTA REGSUP2

TP VESTA REGSEN2

TP VESTA REGCTL2

TP VESTA REGSUP1

TP VESTA REGSEN1

TP VESTA REGCTL1

TP VESTA REGSUP2

TP VESTA REGSEN2

TP VESTA REGCTL2

TP VESTA REGSUP1

TP VESTA REGSEN1

TP VESTA REGCTL1

TP VESTA REGSUP2

TP VESTA REGSEN2

TP VESTA REGCTL2

TP VESTA REGSUP1

TP VESTA REGSEN1

TP VESTA REGCTL1

TP VESTA REGSUP2

TP VESTA REGSEN2

TP VESTA REGCTL2

TP VESTA REGSUP1

TP VESTA REGSEN1

TP VESTA REGCTL1

TP VESTA REGSUP2

TP VESTA REGSEN2

TP VESTA REGCTL2

TP VESTA REGSUP1

TP VESTA REGSEN1

TP VESTA REGCTL1

TP VESTA REGSUP2

TP VESTA REGSEN2

TP VESTA REGCTL2

TP VESTA REGSUP1

TP VESTA REGSEN1

TP VESTA REGCTL1

TP VESTA REGSUP2

TP VESTA REGSEN2

TP VESTA REGCTL2

TP VESTA REGSUP1

TP VESTA REGSEN1

TP VESTA REGCTL1

TP VESTA REGSUP2

TP VESTA REGSEN2

TP VESTA REGCTL2

TP VESTA REGSUP1

TP VESTA REGSEN1

TP VESTA REGCTL1

TP VESTA REGSUP2

TP VESTA REGSEN2

TP VESTA REGCTL2

TP VESTA REGSUP1

TP VESTA REGSEN1

TP VESTA REGCTL1

TP VESTA REGSUP2

TP VESTA REGSEN2

TP VESTA REGCTL2

TP VESTA REGSUP1

TP VESTA REGSEN1

TP VESTA REGCTL1

TP VESTA REGSUP2

TP VESTA REGSEN2

TP VESTA REGCTL2

TP VESTA REGSUP1

TP VESTA REGSEN1

TP VESTA REGCTL1

TP VESTA REGSUP2

TP VESTA REGSEN2

TP VESTA REGCTL2

TP VESTA REGSUP1

TP VESTA REGSEN1

TP VESTA REGCTL1

TP VESTA REGSUP2

TP VESTA REGSEN2

TP VESTA REGCTL2

TP VESTA REGSUP1

TP VESTA REGSEN1

TP VESTA REGCTL1

TP VESTA REGSUP2

TP VESTA REGSEN2

TP VESTA REGCTL2

TP VESTA REGSUP1

TP VESTA REGSEN1

TP VESTA REGCTL1

TP VESTA REGSUP2

TP VESTA REGSEN2

TP VESTA REGCTL2

TP VESTA REGSUP1

TP VESTA REGSEN1

TP VESTA REGCTL1

TP VESTA REGSUP2

TP VESTA REGSEN2

TP VESTA REGCTL2

TP VESTA REGSUP1

TP VESTA REGSEN1

TP VESTA REGCTL1

TP VESTA REGSUP2

TP VESTA REGSEN2

TP VESTA REGCTL2

TP VESTA REGSUP1

TP VESTA REGSEN1

TP VESTA REGCTL1

TP VESTA REGSUP2

TP VESTA REGSEN2

TP VESTA REGCTL2

TP VESTA REGSUP1

TP VESTA REGSEN1

TP VESTA REGCTL1

TP VESTA REGSUP2

TP VESTA REGSEN2

TP VESTA REGCTL2

TP VESTA REGSUP1

TP VESTA REGSEN1

TP VESTA REGCTL1

TP VESTA REGSUP2

TP VESTA REGSEN2

TP VESTA REGCTL2

TP VESTA REGSUP1

TP VESTA REGSEN1

TP VESTA REGCTL1

TP VESTA REGSUP2

TP VESTA REGSEN2

TP VESTA REGCTL2

TP VESTA REGSUP1

TP VESTA REGSEN1

TP VESTA REGCTL1

TP VESTA REGSUP2

TP VESTA REGSEN2

TP VESTA REGCTL2

TP VESTA REGSUP1

TP VESTA REGSEN1

TP VESTA REGCTL1

TP VESTA REGSUP2

TP VESTA REGSEN2

TP VESTA REGCTL2

TP VESTA REGSUP1

TP VESTA REGSEN1

TP VESTA REGCTL1

TP VESTA REGSUP2

TP VESTA REGSEN2

TP VESTA REGCTL2

TP VESTA REGSUP1

TP VESTA REGSEN1

TP VESTA REGCTL1

TP VESTA REGSUP2

TP VESTA REGSEN2

TP VESTA REGCTL2

TP VESTA REGSUP1

TP VESTA REGSEN1

TP VESTA REGCTL1

TP VESTA REGSUP2

TP VESTA REGSEN2

TP VESTA REGCTL2

TP VESTA REGSUP1

TP VESTA REGSEN1

TP VESTA REGCTL1

TP VESTA REGSUP2

TP VESTA REGSEN2

TP VESTA REGCTL2

TP VESTA REGSUP1

TP VESTA REGSEN1

TP VESTA REGCTL1

TP VESTA REGSUP2

TP VESTA REGSEN2

TP VESTA REGCTL2

TP VESTA REGSUP1

TP VESTA REGSEN1

TP VESTA REGCTL1

TP VESTA REGSUP2

TP VESTA REGSEN2

TP VESTA REGCTL2

TP VESTA REGSUP1

TP VESTA REGSEN1

TP VESTA REGCTL1

TP VESTA REGSUP2

TP VESTA REGSEN2

TP VESTA REGCTL2

TP VESTA REGSUP1

TP VESTA REGSEN1

TP VESTA REGCTL1

TP VESTA REGSUP2

TP VESTA REGSEN2

TP VESTA REGCTL2

TP VESTA REGSUP1

TP VESTA REGSEN1

TP VESTA REGCTL1

TP VESTA REGSUP2

TP VESTA REGSEN2

TP VESTA REGCTL2

TP VESTA REGSUP1

TP VESTA REGSEN1

TP VESTA REGCTL1

TP VESTA REGSUP2

TP VESTA REGSEN2

TP VESTA REGCTL2

TP VESTA REGSUP1

TP VESTA REGSEN1

TP VESTA REGCTL1

TP VESTA REGSUP2

TP VESTA REGSEN2

TP VESTA REGCTL2

TP VESTA REGSUP1

TP VESTA REGSEN1

TP VESTA REGCTL1

TP VESTA REGSUP2

TP VESTA REGSEN2

TP VESTA REGCTL2

TP VESTA REGSUP1

TP VESTA REGSEN1

TP VESTA REGCTL1

TP VESTA REGSUP2

TP VESTA REGSEN2

TP VESTA REGCTL2

TP VESTA REGSUP1


TP VESTA REGSEN1

TP VESTA REGCTL1

TP VESTA REGSUP2

TP VESTA REGSEN2

TP VESTA REGCTL2



Page Notes

Power aliases required by this page:

- =PP3V3_PWRON_SB_PCI64 (VIO1) (TO 5V OR 3.3V)
- =PP3V3_PWRON_SB_PCI32 (VIO2) (TO 5V OR 3.3V)
- =PP3V3_PWRON_SB
- =PP2V5_PWRON_SB
- =PP1V2_PWRON_SB_VCORE

NOTE: PCI pads use the VIO supply to meet different drive timing characteristics required by the PCI spec for 5V vs. 3.3V operation. CONNECT VIO2 TO appropriate PCI bus voltage and VIO1 TO SAME IF 64-BIT PCI, otherwise 3.3V.

Signal aliases required by this page:

(NONE)

BOM options provided by this page:


(NONE)

Power Sequencing:


Must power Shasta VCore rail before any other Shasta supplies.

Shasta Core Power	
SYNC_MASTER=Q63	SYNC_DATE=08/01/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE		SHT	OF
NONE		23	154



www.laptop-schematics.com



N/C ALIASES

N/C RAINIER CLOCKS

NC_CLK_RAI_REFCLK_66M == CLK_RAI_REFCLK_66M 26
MAKE_BASE=TRUE

NC_CLK_RAI_GIGE_25MHZ == CLK_RAI_GIGE_25MHZ 26
MAKE_BASE=TRUE

NC_CLK_RAI_200M_P<0> == CLK_RAI_200M_P<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_200M_N<0> == CLK_RAI_200M_N<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_PCIEA_P<0> == CLK_RAI_PCIEA_P<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_PCIEA_N<0> == CLK_RAI_PCIEA_N<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_PCIEB_P<0> == CLK_RAI_PCIEB_P<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_PCIEB_N<0> == CLK_RAI_PCIEB_N<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_PCIEC_P<0> == CLK_RAI_PCIEC_P<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_PCIEC_N<0> == CLK_RAI_PCIEC_N<0> 26
MAKE_BASE=TRUE

N/C CPUB CLOCKS

NC_ET_CPU_B_SYSCLK_P == ET_CPU_B_SYSCLK_P 26
MAKE_BASE=TRUE

NC_ET_CPU_B_SYSCLK_N == ET_CPU_B_SYSCLK_N 26
MAKE_BASE=TRUE

NC_CPU_B_APSYNC == CPU_B_APSYNC 26
MAKE_BASE=TRUE

N/C QUASAR CLOCKS

NC_RAM_ARB0_REF25MHZ == RAM_ARB0_REF25MHZ 26
MAKE_BASE=TRUE

NC_RAM_ARB1_REF25MHZ == RAM_ARB1_REF25MHZ 26
MAKE_BASE=TRUE

CLOCK CONSTRAINTS

	DIFFERENTIAL_PAIR	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	ELECTRICAL_CONSTRAINT_SET	
26 20 NB_PMR_CLK_P	NB_PMR_CLK	NB_PMR_CLK	NB_PMR_CLK_SP	NB_PMR_CLK	469
26 20 NB_PMR_CLK_N	NB_PMR_CLK	NB_PMR_CLK	NB_PMR_CLK_SP	NB_PMR_CLK	469
119 26 PCI_CLK66M_SB_INT		PCI_CLK_SB	P3MM_SPACING	PCI_CLK_SB	469
119 26 PCI_CLK33M_SB_EXT_RR		PCI_CLK_SB	PCI_CLK_SB	PCI_CLK_SB_CAP	469

NOTE :
ALL OTHER CLOCK CONTRAINTS ON THEIR
RESPECTIVE BUS PAGES

26 PCI_CLK33M_USB2 == PCI_CLK33M_USB2 122
MAKE_BASE=TRUE

Pulsar Aliases

SYNC_MASTER=FINO-ME SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6790	E
SCALE NONE	SHT 27 OF	154

D

D

Page Notes

Power aliases required by this page:
- =PP3V3_ALL_SMU
- =PP3V3_ALL_RTC
- =PP3V3_PWRON_SMU
- =PPVREF_SMU (SMU AVCC OR 2.5V REFERENCE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

NOTE: CPU current/voltage monitoring (CPU_SENSE_I/CPU_SENSE_V) requires 100K/10uF RC filter at SMU pins. Caps should connect to GND_SMU_AVSS. SMU_VREF should be same signal or reference used by monitoring circuit, but be aware that this will affect other analog inputs such as AC adapter ID.

NOTE: All analog inputs to SMU should have a 100pF capacitor to the SMU AVSS signal (GND_SMU_AVSS). None of those capacitors are provided on this page.

NOTE: Some primary and alternate functions require pull-ups that are not provided on this page. Please review the latest SMU specification to ensure missing pull-ups are provided on another page.

NOTE: Pinout matches SMU pinout v1.51.

C

C

B

B

A

A

Alternate Functions

System Management Unit

Tower & Server

Port			Port						
31 28	CPU VID<0>	6.0	==	SAT MRESET L	31 28	CPU VID<3>	6.3	==	SMU_FAN_RPM6
31 28	CPU VID<1>	6.1	==	CPU A INSERTED L	31 28	CPU VID<4>	6.4	==	SMU_FAN_RPM7
31 28	CPU VID<2>	6.2	==	CPU B INSERTED L	31 28	I2C_SMU_A_SCL_IN	3.2	==	NB_TDI
31 28	I2C_SMU_CPU_SDA_IN	7.2	==	SMU_FAN_PWM8	31 28	I2C_SMU_A_SCL_OUT_L	3.3	==	NB_TCK
31 28	I2C_SMU_CPU_SCL_IN	7.4	==	SMU_FAN_PWM9	31 28	I2C_SMU_CPU_SDA_OUT_L	8.6	==	NB_TMS
31 28	I2C_SMU_A_SDA_IN	3.0	==	I2C_SMU_A_SDA	31 28	I2C_SMU_CPU_SCL_OUT_L	10.7	==	NB_TDO_SMU
31 28	I2C_SMU_A_SDA_OUT_L	3.1	==	I2C_SMU_A_SCL	31 39				

System Management Unit

SYNC_MASTER=Q63 SYNC_DATE=08/01/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6790	E
SCALE	SHT	OF
NONE	28	154





SMU ALIASES

ALIASES ARE ONLY NECESSARY WHERE USE DIFFERS FROM Q63.

COMMENT (ONLY IF USE DIFFERS FROM Q63)	M23 NET NAME	M23 SMU ALLOCATION	Q63 NET NAME (SHARED PAGE)
--	--------------	--------------------	----------------------------

Q63 NC'S THESE AS IT USES A SAT.

M23/M33 DOESN'T HAVE THOSE FANS.

Q63 USES SMU_SER_SEL FOR SPDIF-SMU-DEBUG. NOT M23/M33 FEATURE.
M23/M33 DOESN'T USE. P1.0 NC ON PG 7.

SMU USES P1.1, P1.2, P1.3, P9.5, P9.6 FOR PWRSEQ ON PG 7.

M23/M33 DOESN'T USE P1.4. NC ON PG 7.

CPU_VID_LE0 FOR Q82. NOT M23/M33 FEATURE.
CONSIDER DOOR_AJAR FOR M23/M33 DIMM ACCESS DOOR?
CPU_VID_LE1 FOR Q82. NOT M23/M33 FEATURE.
M23/M33 DOESN'T HAVE THIS FAN.

M23/M33 DOESN'T HAVE FAN TACHS P2.5, P2.6, P2.7.
M23/M33 USES TACH0 (P2.2), TACH1 (P2.3), TACH2 (P2.4) ONLY.

M23/M33 ONLY CONNECTS I2C TO KODIAK NOW; CPU HAS PULLUPS ON ITS PG.

Q63 USE OF P7.2 IS PWM FAN

SELECT BETWEEN CPU OR NB TMS AND TDO FROM/TO SMU

M23/M33 DOESN'T HAVE THIS FAN (P7.4)
M23/M33 USES FAN_RPM0 (P7.3), FAN_RPM1 (P7.5), FAN_RPM2 (P7.7) ONLY.

M23/M33 DOESN'T NEED TO MAKE VDNAP0 DO TRIPLE-DUTY.


Q63 USE OF P9.1 IS TACH 8.

SMU USES P1.1, P1.2, P1.3, P9.5, P9.6 FOR PWRSEQ ON PG 7.
M23/M33 HAS NO SLOTS.

CPU_SENSE_I0	P0.0		
CPU_SENSE_V0	P0.1		
CPU_TEMP0	P0.2		
CPU_BYPASS	P0.3		
NC SMU FAN RPM3	FAN_CNTLO_4	P0.4	SMU FAN RPM3
NC SMU FAN RPM4	FAN_CNTLO_5	P0.5	SMU FAN RPM4
NC SMU FAN RPM5	FAN_CNTLO_6	P0.6	SMU FAN RPM5
NC SMU SER_SEL	SMU_SCCL_SEL	P0.7	SMU SER_SEL
CPU_SENSE_I1	P1.0		
CPU_SENSE_V1	P1.1		
CPU_TEMP1	P1.2		
PS1_3	P1.3		
PS1_4	P1.4		
POWERFAIL*	P1.5		
NC SMU CPU VID_LE0	CPU_VID_LE0	P1.6	SMU FAN TACH9
NC SYS DOOR_AJAR_L	DOOR_AJAR*	P1.7	SYS DOOR_AJAR_L
NC SMU CPU VID_LE1	CPU_VID_LE1	P2.0	SMU FAN TACH6
NC SMU FAN TACH7	FAN_TACH2_1	P2.1	SMU FAN TACH7
FAN_TACH2_2	P2.2		
FAN_TACH2_3	P2.3		
FAN_TACH2_4	P2.4		
NC SMU FAN TACH3	FAN_TACH2_5	P2.5	SMU FAN TACH3
NC SMU FAN TACH4	FAN_TACH2_6	P2.6	SMU FAN TACH4
NC SMU FAN TACH5	FAN_TACH2_7	P2.7	SMU FAN TACH5
I2C SMU A_SDA	IIC_A_DAT	P3.1	I2C SMU A_SDA IN
I2C SMU A_SCL	IIC_A_CLK	P3.1	I2C SMU A_SDA OUT L
SMU_JTAG_TDI	TDI	P3.2	I2C SMU A_SCL IN
SMU_JTAG_TCK	TCK	P3.3	I2C SMU A_SCL OUT L
IIC_E_DAT	P3.4		
IIC_E_CLK	P3.5		
DIAG_LED	P3.6		
OVERTEMP*	P3.7		
CPU_VID[0]	P6.0		
CPU_VID[1]	P6.1		
CPU_VID[2]	P6.2		
CPU_VID[3]	P6.3		
CPU_VID[4]	P6.4		
CPU_VID[5]	P6.5		
DEBUG_RXD	P6.6		
DEBUG_TXD	P6.7		
IIC_B_DAT	P7.0		
IIC_B_CLK	P7.1		
CPU_TMS	P7.2		I2C SMU CPU_SDA_IN
FAN_CNTL7_3	P7.3		
NC I2C SMU CPU_SCL_IN	FAN_CNTL7_4	P7.4	I2C SMU CPU_SCL_IN
FAN_CNTL7_5	P7.5		
VDNAP2	P7.6		
FAN_CNTL7_7	P7.7		
SYSTEM_LED	P8.0		
NB_RESET*	P8.1		
PME*	P8.2		
VDNAP0	P8.3		SB CPU_VDNAP0_OR_OREQ_OR_SPDIF
SLEWING*	P8.4		
NB_TMS	P8.5		I2C SMU CPU_SDA_OUT_L
POWERUP*	P8.6		
SLEEP	P8.7		
CLK_RESET*	P9.0		
CPU_HRESET	P9.1		SMU FAN TACH8
SMU_DOORBELL*	P9.2		
STOP_XTAL*	P9.3		
PS9_5	P9.5		
PS9_6	P9.6		
NC SLOT_TOTAL_PWR	SLOT_TOTAL_PWR	P9.7	SYS_SLOT_PWR
VDNAP1	P10.0		
IO_RESET*	P10.1		
SUSPEND_ACK*	P10.2		
SUSPEND_IO_ACK*	P10.3		
SUSPEND_REQ*	P10.4		
PWR_BUTTON*	P10.5		
RST_BUTTON*	P10.6		
SMU_JTAG_TDO	TDO	P10.7	I2C SMU CPU_SCL_OUT_L

CPU VID<0:5>

VID CONTROLLED BY SMU



SMU SUPPLEMENTAL (4)

SYNC_MASTER=FINO-HS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-6790 REV. E

SCALE NONE SHT 31 OF 154




Fan 0, 1 & System Temp

SYNC_MASTER=FINO-HS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT		REV.
	NONE		32 154



Fan 2 & HD Temp

SYNC_MASTER=FINO-HS

SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE		SHT	33 OF 154
NONE			

SMU AND NB I2C A BUS














SB I2C BUS

SMU I2C B BUS

SMU I2C E BUS


NB I2C C BUS


NB I2C B BUS



I2C Connections		
SYNC_MASTER=FINO-ME		SYNC_DATE=06/20/2005
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE		SHT	39 OF 154
NONE			





KODIAK DEFINES ADO
AS AN INPUT AND ADI
AS AN OUTPUT. NETS
NAMED APPROPRIATELY.

PLEASE FOLLOW THE NAMING CONVENTION OF BUSES FOR DIRECTION
OF SIGNALS. BUSES ARE NAMED FROM THE PERSPECTIVE OF THE CPU
PLEASE HAVE THE KODIAK TEAM REVIEW

EI_BUS SYS_CLK CONSTRAINTS MOVED TO PAGE 56 TO SUPPORT M23/M33


Q63 APPLICATION IS PP1V5 PWRON

CPU_CHKSTOP_L IS SHARED BY BOTH CPUS


PULL DOWN QREQS TO NB


KODIAK EI A	
SYNC_MASTER=Q63	SYNC_DATE=08/01/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE		SHT	OF
NONE		42	154




www.laptop-schematics.com









PROC DECOUPLING

SYNC_MASTER=FINO-HS

SYNC_DATE=06/20/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE		SHT	
NONE		49	154





CPU VCORE MORE BYPASS

SYNC_MASTER=FINO-HS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE		SHT	52 OF 154
NONE			



CPU AVDD VREG

SYNC_MASTER=FINO-HS

SYNC_DATE=06/20/2005


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6790	REV. E
	SCALE NONE	SHT 54 OF 154	











MEMORY ADDR BRANCHING

SYNC_MASTER=FINO-DS SYNC_DATE=06/20/2005


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT	63 OF 154



www.laptop-schematics.com

MLB Mem Series Term

SYNC_MASTER=FINO-DS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE		SHT
	68		154



DOES VDDL NEED A SPECIAL FILTER?
CHECK DECOUPLING - TRY TO MATCH SINGLE RANK DIMM

On-Board DDR SDRAM

SYNC_MASTER=FINO-DS SYNC_DATE=06/20/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
333T0032	4	IC, SDRAM, DDR2, 512MBIT, X8	U6900, U6910, U6920, U6930	CRITICAL	
333T0032	4	IC, SDRAM, DDR2, 512MBIT, X8	U7040, U7050, U7060, U7070	CRITICAL	

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6790	REV. E
	SCALE NONE	SHT 69	OF 154






PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
338S0239	1	IC,RV370 XT, GRAPHICS CTRL	U8400	RV370XT
338S0265	1	IC,RV380 XT A23, GRAPHICS CTRL	U8400	RV380XT


CRITICAL
CRITICAL

REMOVED COMPLIANCE TEST POINTS
FINO WILL PLACE COUPLING CAPACITORS ON RECEIVING SIDE
(THIS IS ALLOWED FOR CHIP TO CHIP PCIe)
CAP PAD CAN BE USED FOR COMPLIANCE TEST

97 82 9	CLK PCIE SLOTA PF<0>	AE27	PCIE_REFCLKP
97 82 9	CLK PCIE SLOTA NF<0>	AE27	PCIE_REFCLKN
97 82 9	PCIE NB TO SLOTA P<0>	AH30	PCIE_RX0P
97 82 9	PCIE NB TO SLOTA N<0>	AG30	PCIE_RX0N
97 82 9	PCIE NB TO SLOTA P<1>	AG29	PCIE_RX1P
97 82 9	PCIE NB TO SLOTA N<1>	AE29	PCIE_RX1N
97 82 9	PCIE NB TO SLOTA P<2>	AE29	PCIE_RX2P
97 82 9	PCIE NB TO SLOTA N<2>	AE30	PCIE_RX2N
97 82 9	PCIE NB TO SLOTA P<3>	AD30	PCIE_RX3P
97 82 9	PCIE NB TO SLOTA N<3>	AD29	PCIE_RX3N
97 82 9	PCIE NB TO SLOTA P<4>	AC29	PCIE_RX4P
97 82 9	PCIE NB TO SLOTA N<4>	AB29	PCIE_RX4N
97 82 9	PCIE NB TO SLOTA P<5>	AB30	PCIE_RX5P
97 82 9	PCIE NB TO SLOTA N<5>	AA30	PCIE_RX5N
97 82 9	PCIE NB TO SLOTA P<6>	AA29	PCIE_RX6P
97 82 9	PCIE NB TO SLOTA N<6>	Y29	PCIE_RX6N
97 82 9	PCIE NB TO SLOTA P<7>	W29	PCIE_RX7P
97 82 9	PCIE NB TO SLOTA N<7>	W30	PCIE_RX7N
97 82 9	PCIE NB TO SLOTA P<8>	V30	PCIE_RX8P
97 82 9	PCIE NB TO SLOTA N<8>	V29	PCIE_RX8N
97 82 9	PCIE NB TO SLOTA P<9>	U29	PCIE_RX9P
97 82 9	PCIE NB TO SLOTA N<9>	T29	PCIE_RX9N
97 82 9	PCIE NB TO SLOTA P<10>	T30	PCIE_RX10P
97 82 9	PCIE NB TO SLOTA N<10>	R30	PCIE_RX10N
97 82 9	PCIE NB TO SLOTA P<11>	R29	PCIE_RX11P
97 82 9	PCIE NB TO SLOTA N<11>	P29	PCIE_RX11N
97 82 9	PCIE NB TO SLOTA P<12>	N29	PCIE_RX12P
97 82 9	PCIE NB TO SLOTA N<12>	N30	PCIE_RX12N
97 82 9	PCIE NB TO SLOTA P<13>	M30	PCIE_RX13P
97 82 9	PCIE NB TO SLOTA N<13>	M29	PCIE_RX13N
97 82 9	PCIE NB TO SLOTA P<14>	L29	PCIE_RX14P
97 82 9	PCIE NB TO SLOTA N<14>	K29	PCIE_RX14N
97 82 9	PCIE NB TO SLOTA P<15>	K30	PCIE_RX15P
97 82 9	PCIE NB TO SLOTA N<15>	J30	PCIE_RX15N

GPU PCIe	
SYNC_MASTER=M23-DD	SYNC_DATE=06/20/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6790	REV. E
	SCALE NONE	SHT 84	OF 154



NOTE:
SET OUTPUT = 1.25V +/- 2% FOR RV370 XT
1.30V +/- 2% FOR RV380 XT
IRU3037ACS VREF = 0.8 VDC
VOUT=VREF*(R8503+R8505)/R8505
M23=1.272V
M33=1.332V
PEAK CURRENT OF PPVCORE_GPU
7.2A WITH RV370 XT
8.3A WITH RV380 XT

GPU 1.7V VDDC_CT

GPU 1.20V PCIE PVDD

GPU 1.80V TPVDD


GPU 2.5V A2VDD


GPU 1.8V VREG


Graphics Vregs		
SYNC_MASTER=M23-DD		SYNC_DATE=06/20/2005
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		


POWER SEQUENCING FOR RV370/80: =PP3V3_GPU > =PPV_GPU_MEM > VDDC_CT > PPVCORE_GPU
PP2V5_GPU_A2VDD > PP1V8_GPU > PCIE_PVDD
THE ENTIRE SEQUENCE SHOULD TAKE LESS THAN 40 MS (T1+T3 IN DATABOOK)
HOWEVER IDEALLY ALL POWER RAILS SHOULD RAMP TOGETHER
POWER DOWN SEQUENCE SHOULD BE IN REVERSE ORDER

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE		SHT	OF
NONE		85	154









PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0319	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, SAM	U8900, U8901	CRITICAL	FB64MB_300MHZ_SAM
333S0311	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, SAM	U8900, U8901	CRITICAL	FB128MB_300MHZ_SAM
333S0312	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, SAM	U8900, U8901	CRITICAL	FB128MB_350MHZ_SAM
333S0320	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, HYN	U8900, U8901	CRITICAL	FB64MB_300MHZ_HYN
333S0314	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, HYN	U8900, U8901	CRITICAL	FB128MB_300MHZ_HYN
333S0315	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, HYN	U8900, U8901	CRITICAL	FB128MB_350MHZ_HYN

GPU GDDR SDRAM A

SYNC_MASTER=FINO-DDSYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.


D051-6790E

SCALE: NONE

SHT: 89

OF: 154

REV.:



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0319	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, SAM	U9000, U9001	CRITICAL	FB64MB_300MHZ_SAM
333S0311	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, SAM	U9000, U9001	CRITICAL	FB128MB_300MHZ_SAM
333S0312	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, SAM	U9000, U9001	CRITICAL	FB128MB_350MHZ_SAM
333S0320	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, HYN	U9000, U9001	CRITICAL	FB64MB_300MHZ_HYN
333S0314	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, HYN	U9000, U9001	CRITICAL	FB128MB_300MHZ_HYN
333S0315	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, HYN	U9000, U9001	CRITICAL	FB128MB_350MHZ_HYN

GPU GDDR SDRAM B

SYNC_MASTER=FINO-DD

SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-6790

REV.

E

SCALE


NONE

SHT

90

OF

154



ATI STRAPS

APPLE GPIOs

GPU Straps

SYNC_MASTER=FINO-DD SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.


SIZE DRAWING NUMBER REV.

D 051-6790 E



SCALE NONE SHT 92 OF 154



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
19780176	1	OSC, XTAL, 27 MHZ, 30PPM	G9370	CRITICAL	



ELECTRICAL_CONSTRAINT_SET				NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
TMDS_CKP	TMDS_CKM	TMDS_D0P	TMDS_D0M	GPU_TMDS	GPU_TMDS	TMDS_CK
TMDS_D1P	TMDS_D1M	TMDS_D2P	TMDS_D2M	GPU_TMDS	GPU_TMDS	TMDS_D0
ANALOG_GRN	ANALOG_RED	ANALOG_BLU	ANALOG_HS	GPU_TMDS	GPU_TMDS	TMDS_D1
ANALOG_VSYNC	I2C_GPU_TMDS_SCL	I2C_GPU_TMDS_SDA	I2C_GPU_MON_SCL	GPU_TMDS	GPU_TMDS	TMDS_D2
I2C_GPU_MON_SDA						



GPU DVI & DACs	
SYNC_MASTER=FINO-DD	SYNC_DATE=06/20/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE		SHT	OF
NONE		93	154



D

D

C

C

B

B


A


A

[illegible]

SIG_NAME	MIN_LINE_WIDTH	MIN_NECK_WIDTH	VOLTAGE
PWR_HT_AVDD	0.4MM	0.2MM	2.5
PWR_HT_AVDD2	0.4MM	0.2MM	2.5
KOD_L15_GND	0.4MM	0.2MM	0
HT_NB_G	KEEP DIFF CLOCK FROM BEING A SINGLE XNET		0

HT ALIASES	
FINO-ME	06/20/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
	SCALE	SHT	
	NONE	101 ^{OF}	154



Page Notes

Power aliases required by this page:

- =PP2V5_PWRON_HT
- =PPIV2_PWRON_HT

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

- SB_HT_200M

Stuffs resistor to select 200MHz HT I/F.

Apple Computer Inc.

SIZE: D

DRAWING NUMBER: 051-6790

REV.: E

SCALE: NONE

SHT: 103

OF: 154

Shasta HyperTransport

SYNC_MASTER=Q63

SYNC_DATE=08/01/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
PCI AD<31..28>		120 121 122 125
PCI AD<27>		120 121 122 125
PCI AD<26..24>		120 121 122 125
PCI AD<23>		120 121 122
PCI AD<22>		120 121 122
PCI AD<21>		120 121 122
PCI AD<20>		120 121 122 125
PCI AD<19..18>		120 121 122 125
PCI AD<17>		120 121 122 125
PCI AD<16..0>		120 121 122 125
PCI CBE L<3..0>		120 121 122
PCI PAR		120 121 122
PCI DEVSEL L		119 120 121 122
PCI FRAME L		119 120 121 122
PCI IRDY L		119 120 121 122
PCI TRDY L		119 120 121 122
PCI STOP L		119 120 121 122
PCI CLK66M_SB_INT	P3MM SPACING	26 27 119

Page Notes

Power aliases required by this page:

- =PP3V3_PCI
- =PP3V3_SB_PCI (CAN BE _PP3V3_PCI)
- =PP3V3_PWRON_SB
- =PP2V5_PWRON_SB

Signal aliases required by this page:

(NONE)

ROM options provided by this page:

(NONE)

PCI Devices implemented on this page:

AD11 - PCI0 (0x106B/0x0053)

AD11 - PCI1 (0x106B/0x0054)

AD11 - PCI2 (0x106B/0x0055)



AD23 - KeyLargo (0x106B/0x004F, PCI1)

AD28 - SATA 150 (0x1166/0x0240, PCI0 or 2)

AD29 - UATA 133 (0x106B/0x0050, PCI0 or 2)

AD30 - FireWire (0x106B/0x0052, PCI0 or 2)

AD31 - Ethernet (0x106B/0x0051, PCI0)



Shasta PCI Interface

SYNC_MASTER=Q63 SYNC_DATE=08/01/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	D	DRAWING NUMBER	051-6790	REV.	E
	SCALE	NONE	SHT	119	OF	154

D

C

B

A

D




C

B

A

ALL RESISTOR PACKS ARE 47 OHM 1/16W 5%

R PAKS ARE PIN SWAPPABLE ACROSS ALL SIGNALS (EXCEPT IDSELS)



PLACE CLOSE TO SHASTA

AD<17> IS IDSEL FOR AIRPORT
AD<27> IS IDSEL FOR USB

PCI SERIES TERMINATION

SYNC_MASTER=FINO-MW SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6790	E
SCALE	SHT	
NONE	120 OF 154	



AIRPORT & BLUETOOTH

SYNC_MASTER=FINO-MW

SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-6790		E
SCALE		SHT	OF	
NONE		121	154	



Page Notes

Power aliases required by this page:
- _PPIV2_PWRON_DISK
Signal aliases required by this page:
(NONE)
ROM options provided by this page:
(NONE)
Net Spacing Type: SATA
Line To Line: 0.38mm
Length Tolerance: 1.27mm
Primary Max Sep: 0.25mm outer
Primary Max Sep: 0.23mm inner
Secondary Max Sep: 2.54mm
Secondary Length: 12.70mm
NOTE: Target differential impedance for SATA data pairs is 100 ohms.

Shasta Disk

SYNC_MASTER=M23-DC SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT	OF
		127	154

CRITICAL
JC900
EP00-081-9



```

127 SATA TXD P2      == NC SATA TXD P2 6
                        MAKE_BASE=TRUE
127 SATA TXD N2      == NC SATA TXD N2 6
                        MAKE_BASE=TRUE
127 SATA RXD N2 C    == NC SATA RXD N2 C 6
                        MAKE_BASE=TRUE
127 SATA RXD P2 C    == NC SATA RXD P2 C 6
                        MAKE_BASE=TRUE

```

The diagram shows a 12V battery bank composed of 8 cells, labeled GV901 through GV908. Each cell is represented by a circle with a '+' sign on the left and a '-' sign on the right. The cells are arranged in two columns of four. The positive terminals of all cells are connected to a common horizontal bus line. The negative terminals of all cells are connected to a common vertical bus line. This vertical bus line is then connected to a ground symbol at the bottom. Each cell has a label above it: GV901, GV902, GV903, GV904, GV905, GV906, GV907, and GV908. Below each label is the text 'HOLE-VIA-P5SRP25' and a small circle with a '1' inside, indicating a specific connection point or component.

4-12-05

ADD THESE GROUND VIAS NEAR
EACH LAYER JUMP FOR THE SATA
DIFF PAIRS. ONE GND VIA PER
SIGNAL VIA, AND PLACE GND VIA
NO CLOSER THAN 0.152MM TO
SIGNAL VIA.

		ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	NO_TEST	
129	127	UATA_DD<15..8>	UATA_DD	UATA_NETPH	UATA_NETSPA		<input type="checkbox"/>
129	127	UATA_DD<7>	UATA_DD7	UATA_NETPH	UATA_NETSPA		<input type="checkbox"/>
129	127	UATA_DD<6..0>	UATA_DD	UATA_NETPH	UATA_NETSPA		<input type="checkbox"/>
129	127	UATA_DA<2..0>	UATA_HOST	UATA_NETPH	UATA_NETSPA		<input type="checkbox"/>
129	127	UATA_CS0_L	UATA_HOST	UATA_NETPH	UATA_NETSPA		<input type="checkbox"/>
129	127	UATA_CS1_L	UATA_HOST	UATA_NETPH	UATA_NETSPA		<input type="checkbox"/>
129	127	UATA_HSTROBE	UATA_HOST	UATA_NETPH	UATA_NETSPA		<input type="checkbox"/>
129	127	UATA_STOP	UATA_HOST	UATA_NETPH	UATA_NETSPA		<input type="checkbox"/>
129	127	UATA_DMACK_L	UATA_HOST_R	UATA_NETPH	UATA_NETSPA		<input type="checkbox"/>
129	127	UATA_RESET_L	UATA_RESET_L	UATA_NETPH	UATA_NETSPA		<input type="checkbox"/>
129	127	UATA_DSTROBE_R	UATA_DEV_R_C	UATA_NETPH	UATA_NETSPA		<input type="checkbox"/>
129	127	UATA_DMARQ_R	UATA_DEV_R	UATA_NETPH	UATA_NETSPA		<input type="checkbox"/>
129	127	UATA_INTRO_R	UATA_DEV_R	UATA_NETPH	UATA_NETSPA		<input type="checkbox"/>
UATA FROM RPAKS TO JC901							
127		UATA_DD R<15..8>		UATA_NETPH	UATA_NETSPA		<input checked="" type="checkbox"/>
127		UATA_DD R<7>		UATA_NETPH	UATA_NETSPA		<input checked="" type="checkbox"/>
127		UATA_DD R<6..0>		UATA_NETPH	UATA_NETSPA		<input checked="" type="checkbox"/>
127		UATA_DA R<2..0>		UATA_NETPH	UATA_NETSPA		<input checked="" type="checkbox"/>
127		UATA_CS0_L_R		UATA_NETPH	UATA_NETSPA		<input checked="" type="checkbox"/>
127		UATA_CS1_L_R		UATA_NETPH	UATA_NETSPA		<input checked="" type="checkbox"/>
127		UATA_HSTROBE_R		UATA_NETPH	UATA_NETSPA		<input checked="" type="checkbox"/>
127		UATA_STOP_R		UATA_NETPH	UATA_NETSPA		<input checked="" type="checkbox"/>
127		UATA_DMACK_L_R		UATA_NETPH	UATA_NETSPA		<input checked="" type="checkbox"/>
127		UATA_RESET_L_R		UATA_NETPH	UATA_NETSPA		<input checked="" type="checkbox"/>
129	127	UATA_DSTROBE		UATA_NETPH	UATA_NETSPA		<input checked="" type="checkbox"/>
129	127	UATA_DMARQ		UATA_NETPH	UATA_NETSPA		<input checked="" type="checkbox"/>
129	127	UATA_INTRO		UATA_NETPH	UATA_NETSPA		<input checked="" type="checkbox"/>
UATA FROM SHASTA U2300 TO RPAKS							
129	127	SATA_TXD_P1	SATA_TXD1	SATA	SATA	TRUE	<input type="checkbox"/>
129	127	SATA_TXD_N1	SATA_TXD1	SATA	SATA	TRUE	<input type="checkbox"/>
129	127	SATA_TXD_P1_C	SATA_TXD1	SATA	SATA	TX1C	TRUE
129	127	SATA_TXD_N1_C	SATA_TXD1	SATA	SATA	TX1C	TRUE
129	127	SATA_RXD_N1_C	SATA_RXD1	SATA	SATA		TRUE
129	127	SATA_RXD_P1_C	SATA_RXD1	SATA	SATA		TRUE
129	127	SATA_RXD_N1	SATA_RXD1	SATA	SATA	RX1C	TRUE
129	127	SATA_RXD_P1	SATA_RXD1	SATA	SATA	RX1C	TRUE

4-11-05: BOARD FILE HAS PHYSICAL/SPACING NAME ASSIGNMENT ALREADY FOR SATA DIFF PAIRS (CAP TO SHASTA).
BUT NOT FOR THE SATA CAP TO CONNECTOR ROUTES, WHICH THE ABOVE ARE ADDED FOR THIS PURPOSE.
UATA TRACE IMPEDANCE ROUTE TO 50 OHMS

NOTES FOR SHARED PAGE 127
FOR M23/M33 CREATE A WIDE SHAPE
FOR PP1V2_SATA_VDD AND THEN NECK DOWN
TO THE DEFAULT VALUE WHEN NECESSARY.
THE WIDTH/NECK PROPERTIES ON PAGE 127
ARE SET BY Q63 FOR SCHEMATIC SHARING.

LC700 CHANGED TO 155S0240 (600 OHM,0.2 OHM DCR,1A)
PREVIOUS ONE WAS 155S0031 (600 OHM,0.6 OHM DCR,0.2A)
PER TOKIN AMERICA PN: N2012Z601.

4-11-05.
PP1V2_ALL REG. IS SET TO BE 1.22V TO 1.23V
AS NOTED ON THE 1.2 REG PAGE 13. THIS WILL
HELP MITIGATE THE LOSS ACROSS THE Q1306 FET
SI3326DV.

4-12-05.

UPDATED AC COUPLING CAPS FOR SATA JC900.

ADDED DECOUPLING CAPS FOR JC901 PP5V_PATA NET.

SYNC_MASTER=M23-DC	SYNC_DATE=06/20/2005
<p>NOTICE OF PROPRIETARY PROPERTY</p> <p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</p> <p>I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</p> <p>II NOT TO REPRODUCE OR COPY IT</p> <p>III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</p>	



APPLE COMPUTER INC.

SIZE D	DRAWING NUMBER 051-6790	REV.
SCALE NONE	SHT 129	OF 154



PLACE THESE SERIES TERM CLOSE TO DRIVER: VESTA

VESTA -> SHASTA

132

ENET_CLK125M_GBE_REF_R

184

MAKE_BASE=TRUE

ENET_CLK125M_GBE_REF

131

132

ENET_CLK25M_TX_R

170

MAKE_BASE=TRUE

ENET_CLK25M_TX

131

132

ENET_CLK125M_RX_R

171

MAKE_BASE=TRUE

ENET_CLK125M_RX

131

132 131 9

ENET_RXD_R<0>

172

MAKE_BASE=TRUE

ENET_RXD<0>

9 131

132 131 9

ENET_RXD_R<1>

173

MAKE_BASE=TRUE

ENET_RXD<1>

9 131

132 131 9

ENET_RXD_R<2>

174

MAKE_BASE=TRUE

ENET_RXD<2>

9 131

132 131 9

ENET_RXD_R<3>

175

MAKE_BASE=TRUE

ENET_RXD<3>

9 131

132 131 9

ENET_RXD_R<4>

176

MAKE_BASE=TRUE

ENET_RXD<4>

9 131

132 131 9

ENET_RXD_R<5>

177

MAKE_BASE=TRUE

ENET_RXD<5>

9 131

132 131 9

ENET_RXD_R<6>

178

MAKE_BASE=TRUE

ENET_RXD<6>

9 131

132 131 9

ENET_RXD_R<7>

179

MAKE_BASE=TRUE

ENET_RXD<7>

9 131

132 131

ENET_RX_DV_R

180

MAKE_BASE=TRUE

ENET_RX_DV

131

132 131

ENET_RX_ER_R

MAKE_BASE=TRUE

ENET_RX_ER

131

132 131

ENET_COL_R

182

MAKE_BASE=TRUE

ENET_COL

131

132 131

ENET_CRS_R

MAKE_BASE=TRUE

ENET_CRS

131

www.laptop-schematics.com

ENET SERIES TERM

SYNC_MASTER=FINO-DC

SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D

DRAWING NUMBER 051-6790

REV. E

SCALE NONE

SHT 130

154

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
	0.38mm SPACING	ENET_CLK25M_TX
	0.38mm SPACING	ENET_CLK125M_RX
	0.38mm SPACING	ENET_CLK125M_GBR_REF
	0.38mm SPACING	ENET_CLK125M_GTX
	0.38mm SPACING	ENET_CLK125M_GTX_R
	ENET_FW_2X	ENET_RXD_R<7..0>
	ENET_FW_3X	ENET_RX_DV_R
	ENET_FW_3X	ENET_RX_ER_R
	ENET_FW_2X	ENET_RXD<7..0>
	ENET_FW_3X	ENET_RX_DV
	ENET_FW_3X	ENET_RX_ER
	ENET_FW_2X	ENET_TXD_R<7..0>
	ENET_FW_3X	ENET_TX_EN_R
	ENET_FW_3X	ENET_TX_ER_R
	ENET_FW_2X	ENET_TXD<7..0>
	ENET_FW_3X	ENET_TX_EN
	ENET_FW_3X	ENET_TX_ER
	ENET_FW_3X	ENET_CRS_R
	ENET_FW_3X	ENET_COL_R
	ENET_FW_3X	ENET_CRS
	ENET_FW_3X	ENET_COL
	ENET_FW_3X	ENET_MDC
	ENET_FW_3X	ENET_MDIO
	ENET_FW_3X	ENET_MDIO_R
	ENET_FW_3X	R8405_1
	ENET_FW_3X	R8405_2
	ENET_FW_3X	R8407_2

Page Notes

Power aliases required by this page:


(NONE)

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES, 0-OHM, 402, 5%	RD103		ENET_MDIO_DELAY_0
116S0004	3	RES, 0-OHM, 402, 5%	RD104, RD105, RD106		ENET_MDIO_DELAY_2NS
116S0004	3	RES, 0-OHM, 402, 5%	RD104, RD108, RD106		ENET_MDIO_DELAY_4NS
116S0030	1	RES, 33-OHM, 402, 5%	RD107		ENET_MDIO_DELAY_4NS

Shasta Ethernet	
SYNC_MASTER=Q63	SYNC_DATE=08/01/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	



APPLE COMPUTER INC.


SIZE	DRAWING NUMBER	REV.
------	----------------	------

D	051-6700	1
---	----------	---

D	051-6790	E
---	----------	---

SCALE	SHT	OF
-------	-----	----

NONE	131	154
------	-----	-----



Page Notes

Power aliases required by this page:

- =PP3V3_ENET
- =PP2V5_ENETFW
- =PP1V2_ENETFW

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

Net Spacing Type: ENET	
Line To Line:	0.38mm
Length Tolerance:	1.27mm
Primary Max Sep:	0.13mm
Secondary Max Sep:	2.54mm
Secondary Length:	12.70mm


NOTE: Target differential impedance for ENET data pairs is 100 ohms.

Vesta Config Straps:			
PHYA<4..0> - PHY Address Select (Internal Pull-downs)			
EN_10B - TBI Interface Select 1 - TBI/RTBI Mode 0 - GMII/RGMII Mode (Internal Pull-down)			
RGMIIEN - RGMII Enable 1 - RGMII/RTBI Mode 0 - GMII/TBI Mode (Internal Pull-down)			
FDX - Full-Duplex Select Sets manual duplex mode bit (Internal Pull-up)			
F1000 - Speed Select See table below (Internal Pull-up)			
SPD0 - Speed Select See table below (Internal Pull-down)			
AN_EN F1000 SPD0 Description			
0	0	0	Force 10BASE-T
0	0	1	Force 100BASE-TX
0	1	X	Force 1000BASE-T (test use only)
1	0	0	Auto-negotiate advertise 10BASE-T
1	0	1	Auto-negotiate advertise 10/100BASE-TX
1	1	0	Auto-negotiate advertise 10/100/1000BASE-T
1	1	1	Auto-negotiate advertise 1000BASE-T

MANMS - Manual Master/Slave Configuration Select Sets manual master/slave configuration enable bit (Internal Pull-down)	
HUB - Repeater Select Sets Hub/DTE bit and master/slave configuration value bit (Internal Pull-down)	
ER - Edge Rate Select 1 - Rise time approx. 5 ns 0 - Rise time approx. 4 ns (Internal Pull-down)	
AN_EN - Auto-Negotiation Select 1 - Auto-negotiation enabled 0 - Auto-negotiation disabled (Internal Pull-up)	
TXC_RXC_DELAY 1 - If RGMII Mode enabled, RXC clock and GTXCLK are delayed by 1.9 ns 0 - No clock delay (Internal Pull-down)	

Vesta Ethernet PHY	
SYNC_MASTER=Q63	SYNC_DATE=08/01/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	




APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6790	REV. E
	SCALE NONE	SHT 132	OF 154



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0253	1	CON,RJ-45 7 DEGRESS	JD600	CRITICAL	17_INCH_LCD
514-0254	1	CON,RJ-45 7 DEGRESS	JD600	CRITICAL	20_INCH_LCD


NET_PHYSICAL_TYPE		
PP2V5_ENET	ENET MDI P<0>	132 136
PP2V5_ENET	ENET MDI N<0>	132 136
PP2V5_ENET	ENET MDI P<1>	132 136
PP2V5_ENET	ENET MDI N<1>	132 136
PP2V5_ENET	ENET MDI P<2>	132 136
PP2V5_ENET	ENET MDI N<2>	132 136
PP2V5_ENET	ENET MDI P<3>	132 136
PP2V5_ENET	ENET MDI N<3>	132 136

PUT DEVELOPMENT LEDS ON TOP SIDE OF BOARD



ETHERNET CONNECTOR	
SYNC_MASTER=FINO-DC	SYNC_DATE=06/20/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE		SHT	OF
NONE		136	154



Page Notes

Power aliases required by this page:

- =PPFW_PHY
- =PP3V3_FW
- =PP3V3_ENETFW
- =PP2V5_ENETFW
- =PP1V2_ENETFW

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

- VESTA_DS_ONLY_EN0
- If stuffed, adds external pull-up to counter internal pull-down in Vesta. See straps table for more information.
- VESTA_PWR_CLASS_0
- If stuffed, adds external pull-down to counter internal pull-up in Vesta. See straps table for more information.

Net Spacing Type: FW

NOTE: Target differential impedance for FW data pairs is 110 ohms.

VESTA CONFIG STRAPS:

FW_PWR_CLASS_MSB - FIREWIRE POWER CLASS

- 1 - Sets Power Class to 0x4
- 0 - Sets Power Class to 0x0 (Internal Pull-up)

FW_DS_ONLY_P0 - PORT 0 DATA/STROBE

- 1 - Port 0 Data/Strobe mode only
- 0 - Port 0 Bilingual mode (Internal Pull-down)

Vesta FireWire PHY


SYNC_MASTER=Q63 SYNC_DATE=08/01/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE		SHT	OF
NONE		139	154



ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	NET_PHYSICAL_TYPE	DIFFERENTIAL_PAIR
USB2	USB2	USB2_S	USB2_0
	USB2	USB2_S	USB2_0
USB2	USB2	USB2_S	USB2_1
	USB2	USB2_S	USB2_1
USB2	USB2	USB2_S	USB2_2
	USB2	USB2_S	USB2_2
USB2	USB2	USB2_S	USB2_3
	USB2	USB2_S	USB2_3
USB2	USB2	USB2_S	USB2_4
	USB2	USB2_S	USB2_4
0.38mm SPACING	0.38mm SPACING		NEC CLK30M XT1
	0.38mm SPACING		NEC CLK30M XT2
0.38mm SPACING	0.38mm SPACING		NEC CLK30M XT2 R
	0.38mm SPACING		

Page Notes

Power aliases required by this page:
- =PP3V3_PWRON_USB

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Net Spacing Type: USB2

Line To Line: 0.50mm
Length Tolerance: 1.27mm
Primary Max Sep: 0.19mm
Secondary Max Sep: 2.54mm
Secondary Length: 12.70mm

NOTE: Target differential impedance for
USB2 data pairs is 90 ohms.

U2300 SHASTA V1.1 BGA-LF (8 OF 8)	
NC0	P7 TP_SB<0>
NC1	P8 TP_SB<1>
NC2	P3 TP_SB<2>
NC3	P4 TP_SB<3>
NC4	P5 TP_SB<4>
NC5	P6 TP_SB<5>
NC6	P7 TP_SB<6>
NC7	P8 TP_SB<7>
NC8	T1 TP_SB<8>
NC9	T2 TP_SB<9>
NC10	T3 TP_SB<10>
NC11	T4 TP_SB<11>
NC12	T5 TP_SB<12>
NC13	T6 TP_SB<13>
NC14	T7 TP_SB<14>
NC15	T8 TP_SB<15>
NC16	U1 TP_SB<16>
NC17	U2 TP_SB<17>
NC18	U3 TP_SB<18>
NC19	U4 TP_SB<19>
NC20	U5 TP_SB<20>
NC21	U6 TP_SB<21>
NC22	V1 TP_SB<22>
NC23	V2 TP_SB<23>
NC24	V3 TP_SB<24>
NC25	V4 TP_SB<25>
NC26	W1 TP_SB<26>
NC27	W3 TP_SB<27>
NC28	Y1 TP_SB<28>
NC29	Y3 TP_SB<29>

Q63 USB PORT ALLOCATION	
REAR USB	(PORT #0)
FRONT PANEL USB	(PORT #1)
REAR USB	(PORT #2)
REAR USB	(PORT #3)

USB Host Interfaces

SYNC_MASTER=FINO-PC SYNC_DATE=07/05/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT	OF
		142	154

Page Notes

Power aliases required by this page:

- _PP5V_PWRON_USB
- _PP5V_PWRON_UDASH
- _PP3V3_PWRON_UDASH
- _PP3V3_PWRON_BT

Signal aliases required by this page:
(NONE)

NOTE: This page is expected to contain the necessary aliases to map the USB pairs to their appropriate destinations and/or to properly terminate unused signals.


BOM options provided by this page:
(NONE)

NOTE: USB pairs are NOT constrained on this page. It is assumed that the USB Host Controller page will provide the appropriate constraints to apply to entire USB D+/D- XNets.

neoBorg Implementation

NOTE: This design does not provide power control on USB ports 2-4. Rename USB controller outputs to indicate single-pin connections.

142 USB2_PWREN<0>	==	TP_USB2_PWREN<0>	6
142 USB2_PWREN<1>	==	TP_USB2_PWREN<1>	6
142 USB2_PWREN<2>	==	TP_USB2_PWREN<2>	6
142 USB2_PWREN<3>	==	TP_USB2_PWREN<3>	6
142 USB2_PWREN<4>	==	TP_USB2_PWREN<4>	6




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0294	3	USB RECEPTACLE,4P,UB1123-M23B-4F	JE310,JE320,JE330	CRITICAL	17_INCH_LCD
514-0295	3	USB RECEPTACLE,4P,UB1123-M33B-4F	JE310,JE320,JE330	CRITICAL	20_INCH_LCD


ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	NET_PHYSICAL_TYPE
PROVIDED BY	USB2	USB2_PORT1_P	USB2
USB CONTROLLER	USB2	USB2_PORT1_F	USB2
	USB2	USB2_PORT2_P	USB2
	USB2	USB2_PORT2_F	USB2
	USB2	USB2_PORT3_P	USB2
	USB2	USB2_PORT3_F	USB2
	USB2	USB2_HUB_P	USB2
	USB2	USB2_HUB_F	USB2
	USB2	USB2_BNDI_F	USB2
	USB2	USB2_BNDI_F	USB2
	USB2	USB2_0_IC	USB2
	USB2	USB2_0_IC	USB2
	USB2	USB2_1_IC	USB2
	USB2	USB2_1_IC	USB2
	USB2	USB2_2_IC	USB2
	USB2	USB2_2_IC	USB2
	USB2	USB2_3_IC	USB2
	USB2	USB2_3_IC	USB2
	USB2	USB2_4_IC	USB2
	USB2	USB2_4_IC	USB2

DUE TO THESE NETS ARE ON A Q63 SHARED PAGE 124, THESE PROPERTIES FOR M23/M33 WERE PLACED ON THIS PAGE.

External USB Ports



FHB CONNECTOR



USB Device Interfaces

SYNC_MASTER=FINO-PC SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-6790 REV. E

SCALE NONE SHEET 143 OF 154





IF USING THE CARD READER, MUST CHANGE THESE BOM OPTIONS TO:					
PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
51280010	1	CONN, MEDIA CARD M23	JE500	CRITICAL	CARD_READER
51280012	1	CONN, MEDIA CARD M33	JE500	CRITICAL	CARD_READER

17_INCH_LCD
20_INCH_LCD

WRITE PROTECT AND CARD DETECT SWITCHES			
CARD STATUS	WRITE PROTECT	WRITE ENABLE	CARD DETECT
NOT INSERTED	OPEN	OPEN	OPEN
FULLY INSERTED	OPEN	CLOSE	CLOSE

Flash Connector

SYNC_MASTER=FINO-PCSYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE		SHT	145 154
NONE			







AUDIO: LINE OUT AMP

SYNC_MASTER=FINO-SO

SYNC_DATE=10/07/2005


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	OF	
NONE	150	154	




GAIN SETTINGS: +19DB
MODULATION SETTING: LOW EMI

GAIN AND SWITCHING FREQUENCY STUFF OPTIONS

AUDIO: SPEAKER AMP
SYNC_MASTER=FINO-SO SYNC_DATE=10/07/2005
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT		OF
	NONE		152 154



Critical	Part#	Qty	Description	Reference Designator(s)	BOM Option
CRITICAL	514-0246	1	LINE IN CONNECTOR, 5.5 DEG	JF300	17_INCH_LCD
CRITICAL	514-0260	1	COMBO OUT CONN, 4.5 DEG	JF303	17_INCH_LCD
CRITICAL	514-0249	1	LINE IN CONNECTOR, 5.5 DEG	JF300	20_INCH_LCD
CRITICAL	514-0261	1	COMBO OUT CONN, 4.5 DEG	JF303	20_INCH_LCD

LINE OUT PLUG DETECTS

AUDIO_LO_DET_L = LOW: PLUG INSERTED
AUDIO_LO_DET_L = HIGH: PLUG NOT INSERTED
AUDIO_LO_OPTICAL_PLUG_L = LOW: OPTICAL DIGITAL AUDIO PLUG INSERTED
AUDIO_LO_OPTICAL_PLUG_L = HIGH: ANALOG AUDIO PLUG INSERTED


AUDIO: CONNECTORS

SYNC_MASTER=FINO-SO SYNC_DATE=10/07/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	153	154
NONE			



UNUSED GPIO TERMINATIONS

4.5V POWER SUPPLY FOR CODEC AND LINE IN AMP

APPLE P/N 353S0733

AUDIO GROUND RETURNS

MICROPHONE IMPEDANCE MATCHING CIRCUIT

AUDIO: POWER SUPPLIES

SYNC_MASTER=FINO-SO SYNC_DATE=10/07/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6790	E
SCALE	SHT	OF
NONE	154	154