

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV

ZONE

ECN

DESCRIPTION OF CHANGE

CK APPD

DATE

ENG APPD

DATE

B

293301

PRODUCTION RELEASED

09/11/03

?

PAGE

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

CONTENTS

TITLE PAGE AND CONTENTS

SYSTEM BLOCK DIAGRAM

POWER BLOCK DIAGRAM

PCB NOTES AND HOLES

MPC7450 MAXBUS INTERFACE

MPC7450 DATA

CPU PLL AND CONFIGURATION STRAPS

INTREPID MAXBUS AND BOOT STRAPS

INTREPID MEMORY INTERFACE / BOOT ROM

DDR MEMORY MUXES

200PIN DDR MEMORY SODIMM CONNECTORS

INTREPID AGP 4X/PCI

INTREPID ENET/FW/UATA/EIDE INTERFACES

INTREPID GPIOS/SERIAL/USB INTERFACES/SSCG

INTREPID POWER RAILS

INTREPID DECOUPLING

CARDBUS CONTROLLER (PCI1510)

M10 AGP & CLOCKS

M10 LVDS/TMDS/VGA/GPIO & GPU VCORE

SIL1162 TMDS TRANSMITTER

M10 ANALOG, POWER, GND

PAGE

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41-42

43-44

CONTENTS

VIDEO CONNECTORS - INVERTER, DVI, S-VIDEO DUAL-CHANNEL LVDS

LMU, LIGHT SENSOR, BOOTBANGER, SLEEP LED SPIDEY - KBD,TPAD,HALL EFFECT,PWR BUTTON

INTERNAL CONNECTORS - DVD, CARDSLOT, HARD DRIVE, LEFT USB/BLUETOOTH

FAN CONTROLLER, MODEM, SOUND SERIAL DEBUG (JOLLY ROGER, PWR/NMI/RESET)

USB 2.0

MARVELL GIGABIT ETHERNET PHY

FIREWIRE A/B PHY

FIREWIRE A/B CONNECTORS, PORT POWER LIMITER

PMU (POWER MANAGEMENT UNIT)

BATTERY CHARGER AND CONNECTOR

12.8V SYSTEM POWER SUPPLY / PMU POWER SUPPLY

3.3V / 5V SYSTEM POWER SUPPLIES

CPU CORE VOLTAGE POWER SUPPLY

1.5V/ 1.8V / 2.5V SYSTEM POWER SUPPLIES

SIGNAL CONSTRAINTS (1 OF 3) - DIGITAL/CLK

SIGNAL CONSTRAINTS (2 OF 3) - DIGITAL/DIFF

SIGNAL CONSTRAINTS (3 OF 3) - POWER NETS

FUNCTIONAL TEST POINTS

REVISION HISTORY (1 OF 1)

SIGNAL NAMES

COMPONENT LOCATIONS

SCHEM,MLB,PB17"

09/04/2003

BOM OPTIONS

STUFF

NO STUFF

D3_HOT

✓

D3_COLD

✓

GPU_SS

✓

GPU_SWITCH

✓

SERIAL_DEBUG

✓

VCORE_OFFSET

✓

1_8V_MAXBUS

✓

1_5V_MAXBUS

✓

NEC_USB

✓

INTREPID_USB

✓

BBANG

✓

NO_BBANG

✓

ATI_MEMIO_HI

✓

ATI_MEMIO_LO

✓

SSCG

✓

NO_SSCG

✓

5V_HD_LOGIC

✓

3V_HD_LOGIC

✓

EXT_TMDS

✓

INT_TMDS

✓

NO_4XVCORE

✓

PART#

QTY

DESCRIPTION

REFERENCE DESIGNATOR(S)

BOM OPTION

051-6531

1

SCHEM,MLB,PB17 INCH

SCH1

820-1524

1

PCBF,MLB,PB17 INCH

PCB1

DIMENSIONS ARE IN MILLIMETERS

XX :

X.XX :

X.XXX :

ANGLES :

DO NOT SCALE DRAWING

THIRD ANGLE PROJECTION

METRIC

DRAFTER

ENG APPD

QA APPD

RELEASE

DESIGN CK

MFG APPD

DESIGNER

SCALE

SIZE

D

MATERIAL/FINISH NOTED AS APPLICABLE

SIZE

D

Apple Computer Inc.

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

TITLE

SCHEM,MLB,PB17 INCH

DRAWING NUMBER

051-6531

REV.

B

SHT

1

OF

44

8

7

6


5

4

3

2

1



SYSTEM BLOCK DIAGRAM


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN
1/2 OZ CU THICKNESS: 0.7 MILS
1.0 OZ CU THICKNESS: 1.4 MILS

IMPEDANCE : 50 OHMS +/- 10%
DIELECTRIC: FR-4
LAYER COUNT: 12
SIGNAL TRACE WIDTH: 4 MILS
SIGNAL TRACE SPACING: 4 MILS
PREPREG THICKNESS: 2-3 MILS


SEE PCB CAD FILES FOR MORE SPECIFIC INFO.

BOARD STACK-UP AND CONSTRUCTION


20R10 TH VIA OR VIA IN PAD

| | | |
|----|----------------------------------|----------------------------------|
| 1 | SIGNAL (1/3 OZ + COPPER PLATING) | |
| 2 | PREPREG (3MIL) | GROUND (1/2 OZ) |
| 3 | LAMINATE (4MIL) | SIGNAL (1/2 OZ) |
| 4 | PREPREG (3MIL) | SIGNAL (1/2 OZ) |
| 5 | LAMINATE (4MIL) | GROUND (1/2 OZ) |
| 6 | PREPREG (2MIL) | CUT POWER PLANE(1 OZ) |
| 7 | LAMINATE (3MIL) | CUT POWER PLANE(1 OZ) |
| 8 | PREPREG (2MIL) | GROUND (1/2 OZ) |
| 9 | LAMINATE (4MIL) | SIGNAL (1/2 OZ) |
| 10 | PREPREG (3MIL) | SIGNAL (1/2 OZ) |
| 11 | LAMINATE (4MIL) | GROUND (1/2 OZ) |
| 12 | PREPREG (3MIL) | SIGNAL (1/3 OZ + COPPER PLATING) |

BOARD HOLES



GROUND VIAS




BOARD INFORMATION

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

| SIZE | DRAWING NUMBER | REV. |
|-------|----------------|------|
| D | 051-6531 | B |
| SCALE | SHT | OF |
| NONE | 4 | 44 |




APOLLO 7




| MULTIPLIER | CORE FREQUENCY (AT BUS FREQUENCY) 167MHZ 133MHZ | CPU_PLL_CFG |
|---------------|---|----------------------|
| (Bus-to-Core) | (MHZ) | 4 0123 E ABCD HEX |
| 0.0X | PLL OFF | 0 1111 0F |
| 1.0X | PLL BYPASS | 0 0011 03 |
| 2.0X | 333 267 | 0 0100 04 |
| 3.0X | 500 400 | 0 1000 08 |
| 4.0X | 667 533 | 0 1010 0A |
| 5.0X | 833 667 | 0 1011 0B |
| 5.5X | 917 733 | 0 1001 09 |
| 6.0X | 1000 800 | 0 1101 0D |
| 6.5X | 1083 867 | 0 0101 05 |
| 7.0X | 1167 933 | 0 0010 02 |
| 7.5X | 1250 1000 | 0 0001 01 |
| 8.0X | 1333 1067 | 0 1100 0C |
| 8.5X | 1417 1133 | 0 0110 06 |
| 9.0X | 1500 1200 | 1 0111 17 |
| 9.5X | 1583 1267 | 0 0111 07 |
| 10.0X | 1667 1333 | 1 1010 1A |
| 10.5X | 1750 1400 | 1 1000 18 |
| 11.0X | 1833 1467 | 1 1001 19 |
| 11.5X | 1917 1533 | 0 0000 00 |
| 12.0X | 2000 1600 | 1 1011 1B |
| 12.5X | 2083 1667 | 1 1111 1F |
| 13.0X | 2167 1733 | 1 0101 15 |
| 13.5X | 2250 1800 | 0 1110 0E |
| 14.0X | 2333 1867 | 1 1100 1C |
| 15.0X | 2500 2000 | 1 0001 11 |
| 16.0X | 2667 2133 | 1 1101 1D |
| 17.0X | 2833 2267 | 1 0000 10 |
| 18.0X | 3000 2400 | 1 0010 12 |
| 20.0X | 3333 2667 | 1 0011 13 |
| 21.0X | 3500 2800 | 1 0100 14 |
| 24.0X | 4000 3200 | 1 0110 16 |
| 28.0X | 4667 3733 | 1 1110 1E |

MAXBUS VSEL



BUSTYPE SELECT



| SIGNAL | TIED | APPLICATION |
|-----------------------------|----------------|----------------|
| CPU_EMODE0_L (PROCESSOR) | HIGH | 60X BUS MODE |
| | CPU_HRESET_L | MAX BUS MODE |
| CPU_BUS_VSEL (PROCESSOR) | CPU_HRESET_L | 2.5V INTERFACE |
| | LOW | 1.8V INTERFACE |
| | CPU_HRESET_INV | 1.5V INTERFACE |


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---|-------|----------------|------|
|  APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6531 | B |
| | SCALE | SHT | OF |
| | NONE | 7 | 44 |



STANDARD
SLOT "A"
FACTORY SLOT

REVERSED
SLOT "B"
CUSTOMER SLOT

DDR VREF
ONE 0.1UF PER SLOT

DDR BYPASS CAPS
SLOT "A"

FOR RETURN CURRENT

SLOT "B"

DDR SODIMM CONNCS


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

| | | |
|-------|----------------|----------|
| SIZE | DRAWING NUMBER | REV. |
| D | 051-6531 | B |
| SCALE | SHT | 11 OF 44 |
| NONE | | |





D

C

B


A

D

C

B

A




Intrepid Power

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


| | | | |
|---------------------|----------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6531 | B |
| SCALE | SHT | | |
| | 15 OF 44 | | |





Intrepid Decoupling

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---|-------|----------------|------|
|  APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6531 | B |
| | SCALE | SHT | OF |
| | NONE | 16 | 44 |





M10 CORE PWR/LVDS/TMDs
NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | |
|-------|----------------|----------|
| SIZE | DRAWING NUMBER | REV. |
| D | 051-6531 | B |
| SCALE | SHT | 19 OF 44 |



APPLE COMPUTER INC.

Schematic diagram of the **SIL1162 DVI TRANSMITTER** circuit, showing connections to various power rails and signal lines.

Power Rails:

- +3V_SLEEP**: Connected to R41 (1/16W, 603).
- +3V_GPU_SI**: Connected to R41 (1/16W, 603).
- +3V_SI_AVCC**: Connected to L14 (400-OHM-EMI) and L13 (400-OHM-EMI).
- +3V_SI_PLLVCC**: Connected to L13 (400-OHM-EMI).
- +3V_SI_VCC**: Connected to L15 (400-OHM-EMI).
- +1.8V_GPU**: Connected to R231 (1/16W, 402).
- +1.8V_VREF**: Connected to R232 (1/16W, 402).

Signal Lines:

- EXT_TMDS**: Signals for TX0+, TX0-, TX1+, TX1-, TX2+, TX2-.
- INT_TMDS**: Signals for TX0+, TX0-, TX1+, TX1-, TX2+, TX2-.
- ATI_TMDS**: Signals for TX0+, TX0-, TX1+, TX1-, TX2+, TX2-.
- SI_TMDS**: Signals for TX0+, TX0-, TX1+, TX1-, TX2+, TX2-.
- SI_DDC_CLK**: Connected to R237 (1/16W, 402).
- SI_DDC_DATA**: Connected to R235 (1/16W, 402).
- SI_RST**: Connected to R235 (1/16W, 402).
- SI_PD**: Connected to R235 (1/16W, 402).
- SI_EDGE**: Connected to R235 (1/16W, 402).
- GPU_DVOD<0>** through **GPU_DVOD<11>**: Connected to R235 (1/16W, 402).
- GPU_DVOD_DE**: Connected to R235 (1/16W, 402).
- GPU_DVOD_HSYNC**: Connected to R235 (1/16W, 402).
- GPU_DVOD_VSYNC**: Connected to R235 (1/16W, 402).
- GPU_DVOD_CLKP**: Connected to R235 (1/16W, 402).
- SI_VREF**: Connected to R235 (1/16W, 402).
- EXT_SWING**: Connected to R231 (1/16W, 402).
- SI_VREF**: Connected to R232 (1/16W, 402).

Components:


- Resistors:** R41, R237, R235, R231, R232, R205, R218, R219, R210, R220, R204, R214, R222, R224, R227, R228, R229, R230, R231, R232, R233, R234, R235, R236, R237, R238, R239, R240, R241, R242, R243, R244, R245, R246, R247, R248, R249, R250, R251, R252, R253, R254, R255, R256, R257, R258, R259, R260, R261, R262, R263, R264, R265, R266, R267, R268, R269, R270, R271, R272, R273, R274, R275, R276, R277, R278, R279, R280, R281, R282, R283, R284, R285, R286, R287, R288, R289, R290, R291, R292, R293, R294, R295, R296, R297, R298, R299, R300, R301, R302, R303, R304, R305, R306, R307, R308, R309, R310, R311, R312, R313, R314, R315, R316, R317, R318, R319, R320, R321, R322, R323, R324, R325, R326, R327, R328, R329, R330, R331, R332, R333, R334, R335, R336, R337, R338, R339, R340, R341, R342, R343, R344, R345, R346, R347, R348, R349, R350, R351, R352, R353, R354, R355, R356, R357, R358, R359, R360, R361, R362, R363, R364, R365, R366, R367, R368, R369, R370, R371, R372, R373, R374, R375, R376, R377, R378, R379, R380, R381, R382, R383, R384, R385, R386, R387, R388, R389, R390, R391, R392, R393, R394, R395, R396, R397, R398, R399, R400, R401, R402, R403, R404, R405, R406, R407, R408, R409, R410, R411, R412, R413, R414, R415, R416, R417, R418, R419, R420, R421, R422, R423, R424, R425, R426, R427, R428, R429, R430, R431, R432, R433, R434, R435, R436, R437, R438, R439, R440, R441, R442, R443, R444, R445, R446, R447, R448, R449, R450, R451, R452, R453, R454, R455, R456, R457, R458, R459, R460, R461, R462, R463, R464, R465, R466, R467, R468, R469, R470, R471, R472, R473, R474, R475, R476, R477, R478, R479, R480, R481, R482, R483, R484, R485, R486, R487, R488, R489, R490, R491, R492, R493, R494, R495, R496, R497, R498, R499, R500, R501, R502, R503, R504, R505, R506, R507, R508, R509, R510, R511, R512, R513, R514, R515, R516, R517, R518, R519, R520, R521, R522, R523, R524, R525, R526, R527, R528, R529, R530, R531, R532, R533, R534, R535, R536, R537, R538, R539, R540, R541, R542, R543, R544, R545, R546, R547, R548, R549, R550, R551, R552, R553, R554, R555, R556, R557, R558, R559, R560, R561, R562, R563, R564, R565, R566, R567, R568, R569, R570, R571, R572, R573, R574, R575, R576, R577, R578, R579, R580, R581, R582, R583, R584, R585, R586, R587, R588, R589, R590, R591, R592, R593, R594, R595, R596, R597, R598, R599, R600, R601, R602, R603, R604, R605, R606, R607, R608, R609, R610, R611, R612, R613, R614, R615, R616, R617, R618, R619, R620, R621, R622, R623, R624, R625, R626, R627, R628, R629, R630, R631, R632, R633, R634, R635, R636, R637, R638, R639, R640, R641, R642, R643, R644, R645, R646, R647, R648, R649, R650, R651, R652, R653, R654, R655, R656, R657, R658, R659, R660, R661, R662, R663, R664, R665, R666, R667, R668, R669, R670, R671, R672, R673, R674, R675, R676, R677, R678, R679, R680, R681, R682, R683, R684, R685, R686, R687, R688, R689, R690, R691, R692, R693, R694, R695, R696, R697, R698, R699, R700, R701, R702, R703, R704, R705, R706, R707, R708, R709, R710, R711, R712, R713, R714, R715, R716, R717, R718, R719, R720, R721, R722, R723, R724, R725, R726, R727, R728, R729, R730, R731, R732, R733, R734, R735, R736, R737, R738, R739, R740, R741, R742, R743, R744, R745, R746, R747, R748, R749, R750, R751, R752, R753, R754, R755, R756, R757, R758, R759, R760, R761, R762, R763, R764, R765, R766, R767, R768, R769, R770, R771, R772, R773, R774, R775, R776, R777, R778, R779, R780, R781, R782, R783, R784, R785, R786, R787, R788, R789, R790, R791, R792, R793, R794, R795, R796, R797, R798, R799, R800, R801, R802, R803, R804, R805, R806, R807, R808, R809, R810, R811, R812, R813, R814, R815, R816, R817, R818, R819, R820, R821, R822, R823, R824, R825, R826, R827, R828, R829, R830, R831, R832, R833, R834, R835, R836, R837, R838, R839, R840, R841, R842, R843, R844, R845, R846, R847, R848, R849, R850, R851, R852, R853, R854,

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



| | | |
|-------|----------------|------|
| SIZE | DRAWING NUMBER | REV. |
| D | 051-6531 | B |
| SCALE | SHT | OF |
| NONE | 20 | 44 |



GPU POWER SOURCES - 1.5V, 1.8V, 2.5V & 3.3V

APPLE COMPUTER INC.

NOTICE OF PROPRIETARY PROPERTY



THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


| | | | | | |
|-------|------|----------------|----------|------|----|
| SIZE | D | DRAWING NUMBER | 051-6531 | REV. | B |
| SCALE | NONE | SHT | 21 | OF | 44 |






| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | CRITICAL | BOM OPTION |
|----------|-----|--------------|-------------------------|----------|------------|
| 341S1194 | 1 | IC, LMU, P84 | U52 | CRITICAL | ? |

LMU




| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS: |
|-------------|---------------------------|------------|---------|----------------|
| 197S0008 | 197S0040 | | Y4 | ALT FOR SIWARD |


KEYBOARD PULLUPS



KB LED DRIVER




BOOT BANGER E2PROM




- BOOT BANGING SIGNAL DEFINITION
- 1/ BBANG_HRESET_L (OPEN COLLECTOR OUTPUT - 10K PULLUP ON MLB)
 - 2/ PMU_HRESET_L (3V INPUT INTO LMU)
 - 3/ BBANG_JTAG_TCK (REGULAR OUTPUT)
 - 4/ JTAG_CPU_TMS (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)
 - 5/ JTAG_CPU_TDI (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)
 - 6/ JTAG_CPU_TRST_L (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)

SLEEP LED



LMU PULL-DOWNS



LMU/BOOTBANGER/SPIDEY

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6531 | B |
| SCALE | NONE | SHT | 23 44 |



PLACE XW9 CLOSE TO 5V SWITCHER (U27)
PLACE CAPS AS CLOSE TO THERMISTORS AS POSSIBLE
PLACE IN BETWEEN 3/5/1.5/2.5V PWR SUPPLY


CAPS FOR EMI EXPERIMENTATION ONLY



| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS: |
|-------------|---------------------------|------------|---------|----------------|
| 197S0608 | 197S0038 | NEC_USB | Y5 | ALT FOR SIWARD |

Y7 LOAD CAPACITANCE IS 16PF

CRITICAL NEC_USB



Y5 30.0000M

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

NEC_USB

PLACE NEAR J3

SUTRO CONNECTOR

PLACE NEAR J12

BUBBA CONNECTOR

USB 2.0

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE D


DRAWING NUMBER 051-6531

REV. B

SCALE NONE

SHT 26

OF 44



Ethernet routing priority:
1. Decoupling caps
2. TX SERIES TERMINATION - LOCATE NEAR LINK
3. RX SERIES TERMINATION - LOCATE NEAR PHY

All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible

Must maintain 50-ohms trace impedance on all MDI pairs and all RJ45 pairs

Sandwich each RJ54 pair between chassis grounds

PLACE CLOSE TO ETHERNET CONNECTOR

NO STUFF

R438

5% 1/10W 805

CHGND1

CRITICAL

J17

RJ45 RT-TH

Short shielded RJ-45

CHGND1

MARVELL 88E1111

10/100/1000 ETHERNET

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| CONFIG DEFINITIONS | |
|--------------------|----------|
| PIN | BIT[2:0] |
| VDDO | 111 |
| LED_LINK10 | 110 |
| LED_LINK100 | 101 |
| LED_LINK1000 | 100 |
| LED_DUPLEX | 011 |
| LED_RX | 010 |
| LED_TX | 001 |
| VSS | 000 |

| CONFIG INPUTS | | | |
|---------------|-----------|-----------|-----------|
| PIN | BIT[2] | BIT[1] | BIT[0] |
| CONFIG<0> | PHYADR[2] | PHYADR[1] | PHYADR[0] |
| CONFIG<1> | ENA_PAUSE | PHYADR[4] | PHYADR[3] |
| CONFIG<2> | ANEG[3] | ANEG[2] | ANEG[1] |
| CONFIG<3> | ANEG[0] | ENA_XC | DIS_125 |
| CONFIG<4> | MODE[2] | MODE[1] | MODE[0] |
| CONFIG<5> | DIS_FC | DIS_SLEEP | MODE[3] |
| CONFIG<6> | SEL_BDT | INT_POL | 75/50 OHM |

| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS: |
|-------------|---------------------------|------------|---------|----------------|
| 197S0703 | 197S0037 | ALTERNATE | Y3 | |
| 197S0603 | 197S0037 | ALTERNATE | Y3 | ALT FOR SIWARD |

| | | | |
|---------------------|-------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6531 | B |
| | SCALE | SHT | |
| | NONE | 27 | 44 |



| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS: |
|-------------|---------------------------|------------|---------|-----------------------|
| 197S0052 | 197S0011 | 7 | G1 | SIWARD ALT FOR FW OSC |

DSX STRAP OPTIONS

- 0 -> BILINGUAL PORT
- 1 -> A-ONLY PORT

FIREWIRE

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

| SIZE | DRAWING NUMBER | REV. |
|-------|---------------------|------|
| D | 051-6531 | B |
| SCALE | SHT | |
| NONE | 28 ^{OF} 44 | |

D

C

B

A


D

C

B

A


PORT POWER SWITCH



ENABLES PORT POWER WHEN MACHINE IS
RUNNING OR WHEN ASLEEP ON AC

| STATE | PMU_POWER_UP_L | POWER_UP | DCDC_EN | AC_IN | LTC4210_ON |
|-----------------|----------------|----------|----------|---------|--------------------------|
| SHUTDOWN (AC) | 1 | 0 | 0 | 1 | OFF |
| SLEEP (AC) | 1 | 0 | 1 | 1 | ON |
| RUN (AC) | 0 | 1 | 1 | 1 | ON |
| SHUTDOWN (BATT) | 1 | 0 | 0 | 0 | OFF |
| SLEEP (BATT) | 1 | 0 | 1 | 0 | OFF (PULL-DOWN RESISTOR) |
| RUN (BATT) | 0 | 1 | 1 | 0 | ON |
| | 2.99V | +3V_PMU | +4_6V_BU | +3V_PMU | |


PORT 0
514S0059
FIREWIRE B - BILINGUAL



AREF NEEDS TO BE ISOLATED FROM
ALL LOCAL GROUNDS PER 1394B SPEC
SO WHEN A BILINGUAL DEVICE
IS PLUGGED TO BETA-ONLY DEVICE,
THERE'S NO DC PATH BETWEEN
THEM (TO AVOID GROUND OFFSET ISSUE)

BREF SHOULD BE HARD CONNECTED TO
LOGIC GROUND FOR SPEED SIGNALING
AND CONNECTION DETECTION CURRENTS
PER 1394B V1.33


FIREWIRE A
PORT 1
514-0057




FIREWIRE PORTS

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | | | | |
|---------------------|-------|------|----------------|------------------|------|---|
| APPLE COMPUTER INC. | SIZE | D | DRAWING NUMBER | 051-6531 | REV. | B |
| | SCALE | NONE | SHT | 29 ^{OF} | 44 | |





12.8V PBus SUPPLY

PBUS HOLD-UP CAPS

BACKUP BATTERY / USB CONNECTOR

PMU SUPPLY

12.8V REGULATOR

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6531 | B |
| SCALE | | SHT | 32 44 |
| NONE | | | |

3.3V/5V MAIN SUPPLY

D

C

B


A

D

C

B

A



5V START TO TURN ON ~12.5MS AFTER DCDC_EN_L
3V START TO TURN ON ~25MS AFTER DCDC_EN_L
DIODE WILL ENSURE DCDC_EN_L IS QUICKLY DISCHARGED DURING SHUT-DOWN
POWERDOWN DELAY IS AROUND 4MS-15.6MS

THIS SIGNAL IS OPEN COLLECTOR TO GND WHEN POWER IS NOT GOOD
220PF IS USED TO QUIET NOISE ON PGOOD ONCE INTERNAL OPEN DRAIN IS DISENGAGED

THERE'S NO 10UF INPUT CAP
BECAUSE Q21 IS PLACED AT
OUTPUT OF +3V_MAIN SWITCHER

| DCDC_EN TRUTH TABLE | | | | |
|---------------------|---------|----------|-----------|----------|
| PMU_POWER_UP_L | SLEEP | DCDC_EN | DCDC_EN_L | State |
| 0 | 0 | 1 | 0 | Run |
| 1 (2.99V) | 1 | 1 | 0 | Sleep |
| 1 | 0 | 0 | 1 | Shutdown |
| +3V_PMU | +3V_PMU | +4.6V_BU | +3V_PMU | VOLTAGE |

+5V_SLEEP LOADS

- 1) OPTICAL DRIVE
- 2) DVI
- 3) TRACKPAD
- 4) FANS
- 5) FIREWIRE PHY

SLEEP LEVEL SHIFTER (3V -> 5V)

+3V_SLEEP LOADS


- 1) CPU PLL Config Control
- 2) INTREPID - IIC AND PCI PULL-UPS
- 3) MAP31 - 3V RAIL (IF USING D3COLD)
- 4) GRAPHIC CHIP SPREAD SPECTRUM CHIP
- 5) LVDS DDC PULL-UPS
- 6) DVI LEVEL SHIFTERS & PULL-UPS & HPD
- 7) SOUND BOARD
- 8) BOOT RANGER
- 9) HARD DRIVE (IF USING 3V LOGIC)
- 10) WIRELESS (IF POWERING OFF IN SLEEP)
- 11) PMU - IIC Pull-ups
- 12) PCI PULL-UPS

3.3V/5V REGULATOR


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



| | | | |
|---------------------|-------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6531 | B |
| | SCALE | SHT | |
| | NONE | 33 | 44 |



1.5V/2.5V SWITCHER



1.8V SWITCHER



1.5V/1.8V/2.5V SUPPLIES

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.

| | | |
|---------------|----------------------------|-----------|
| SIZE D | DRAWING NUMBER 051-6531 | REV. B |
| SCALE NONE | SHT 35 | OF 44 |

[illegible]

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|-----------------------|------------|--|--|--|---|----------------|--|--|--|---|-----------------|--|--|--|---|------------------|--|--|--|---|-----------------|--|--|--|---|-----------------|--|--|--|---|-------------|--|--|--|---|------------------|--|--|--|--|
| 8 | | | | | 7 | | | | | 6 | | | | | 5 | | | | | 4 | | | | | 3 | | | | | 2 | | | | | 1 | | | | | |
| POWER NET CONSTRAINTS | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| D | MAIN/SLEEP | | | | | ADAPTER | | | | | BATTERY CHARGER | | | | | PMU | | | | | MISC HD | | | | | TRACKPAD | | | | | HALL EFFECT | | | | | VIDEO | | | | |
| | +24V FBUS | | | | | +ADAPTER | | | | | +BATT_POS | | | | | +ADAPTER_ILIM | | | | | +5V_HD_SLEEP | | | | | +3V_HALL_EFFECT | | | | | +12_8V_INV | | | | | +5V_INV_UF_SW | | | | |
| | +BATT | | | | | +ADAPTER_SM | | | | | BATT_NEG | | | | | +ADAPTER_OR_BATT | | | | | +HD_LOGIC_SLEEP | | | | | | | | | | | | | | | +5V_INV_SW | | | | |
| | +PBUS | | | | | +ADAPTER_SENSE | | | | | 1772_PCIN | | | | | +4_85V_RAW | | | | | | | | | | | | | | | | | | | | +5V_DDC_SLEEP | | | | |
| | +5V_MAIN | | | | | | | | | | 1772_LX | | | | | +4_5V_BU | | | | | | | | | | | | | | | | | | | | +5V_DDC_SLEEP_UF | | | | |
| | +5V_SLEEP | | | | | | | | | | +BATT_14V_FUSE | | | | | +4_85V_ESR | | | | | | | | | | | | | | | | | | | | | | | | |
| | +3V_MAIN | | | | | | | | | | +BATT_24V_FUSE | | | | | +3V_PMU_ESR | | | | | | | | | | | | | | | | | | | | | | | | |
| | +3V_SLEEP | | | | | | | | | | +BATT_RSNS | | | | | +3V_PMU_AVCC | | | | | | | | | | | | | | | | | | | | | | | | |
| | +3V_PMU | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

FUNCTIONAL TEST POINTS

D

C

B

A

D

C

B

A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

| SIZE | DRAWING NUMBER | REV. |
|-------|---------------------|------|
| D | 051-6531 | B |
| SCALE | SHT | |
| NONE | 39 ^{OF} 44 | |

| | | | | | | | | | | | | | | | |
|---|--|---|--|---|--|---|--|---|--|---|--|---|--|---|--|
| 8 | | 7 | | 6 | | 5 | | 4 | | 3 | | 2 | | 1 | |
| REVISION HISTORY | | | | | | | | | | | | | | | |
| REV 0.01 - 03/06/2003 | | | | | | | | | | | | | | | |
| 3/3 | | | | | | | | | | | | | | | |
| 1) Initial check-in of Enterprise schematic after conversion to Concept 14.2 | | | | | | | | | | | | | | | |
| 3/10 | | | | | | | | | | | | | | | |
| 2) added 8 new 10uF vcore caps | | | | | | | | | | | | | | | |
| 3) added jumpers at 1.5V, 1.8V, 2.5V, 3.3V, 5V, and PBUS supply outputs | | | | | | | | | | | | | | | |
| 4) added 8 more 0.1uF vcore bypass caps | | | | | | | | | | | | | | | |
| 3/11 | | | | | | | | | | | | | | | |
| 5) removed dedicated boot banger circuit (U5400,U5200,RP46,U9,U1000) | | | | | | | | | | | | | | | |
| 6) updated firewire to phy to rev A prt number | | | | | | | | | | | | | | | |
| 7) changed cpu PLL config to 1083/833 | | | | | | | | | | | | | | | |
| 8) changed reset to U56 (clock slewing chip) to MAIN_RESET_L | | | | | | | | | | | | | | | |
| 9) changed C550 to 138S0536 to limit AVL | | | | | | | | | | | | | | | |
| 10) changed Vcore stuffing options to 1.4V/1.025V using analog mux to support slewing | | | | | | | | | | | | | | | |
| 11) changed stuffing to set Vcore offset to 0mV by default | | | | | | | | | | | | | | | |
| 12) changed comments to eliminate references to L3 in power supply section | | | | | | | | | | | | | | | |
| 3/18 | | | | | | | | | | | | | | | |
| 13) changed stuffing options for GPU PCI ID to 0x319 | | | | | | | | | | | | | | | |
| 14) changed R164 (DAC1RSET) to 107 ohm pulldown | | | | | | | | | | | | | | | |
| 15) added 10K pulldown to U43 pin A21 | | | | | | | | | | | | | | | |
| 16) changed fan controller to ADT7460 | | | | | | | | | | | | | | | |
| 3/19 | | | | | | | | | | | | | | | |
| 17) added pads for 0.1uF cap from +Adapter to digital gnd for EMC | | | | | | | | | | | | | | | |
| 18) added pads for 0 ohm between chassis and digital gnd near ENET connector for EMC | | | | | | | | | | | | | | | |
| 19) corrected path to correct for last checkin | | | | | | | | | | | | | | | |
| 20) removed BOM table for MAP31 | | | | | | | | | | | | | | | |
| 21) REMOVED ALL RELATIVE_PROPAGATION_DELAY AND PROPAGATION_DELAY PROPERTIES TO PREPARE FOR CONSTRAINT BACK ANNOTATION | | | | | | | | | | | | | | | |
| 22) changed CHGN on R616 to CHGN2 | | | | | | | | | | | | | | | |
| 23) ***BOARD RENUMBERED*** | | | | | | | | | | | | | | | |
| 3/28 | | | | | | | | | | | | | | | |
| integrated M10 pages from Q16 schematic and renumbered them | | | | | | | | | | | | | | | |
| 4/10 | | | | | | | | | | | | | | | |
| 25) updated physical constraints for M10 power nets | | | | | | | | | | | | | | | |
| 26) added DP7 for M10 power sequencing | | | | | | | | | | | | | | | |
| 27) added RP27,RP28,RP32, and RP57 for TMDS series termination | | | | | | | | | | | | | | | |
| 28) update PLL CFG high 0010 1.25Ghz | | | | | | | | | | | | | | | |
| low 1011 833MHz | | | | | | | | | | | | | | | |
| 29) update sscg/nosscg stuffing option on intrepid boot straps | | | | | | | | | | | | | | | |
| 30) removed D31 between +Batt and 24V_Pbus | | | | | | | | | | | | | | | |
| 31) add Vcore DAC resistors (R288,R289,R290,R292) for no mux case | | | | | | | | | | | | | | | |
| 32) change intrepid PLL LDO stuffing back to 1.8V main | | | | | | | | | | | | | | | |
| 33) change C640 and C646 to 0.01uF (Apple # 132S1047) for FW check config | | | | | | | | | | | | | | | |
| 34) change I2C pullups (R29 and R102) to 1K | | | | | | | | | | | | | | | |
| 35) changed bootrom part number to 341S1255 | | | | | | | | | | | | | | | |
| 4/18 | | | | | | | | | | | | | | | |
| 36) changed C756 to 128S0025 (Sanyo only 6.3V 330uF) | | | | | | | | | | | | | | | |
| 37) add pads for 90 ohm chokes to FWB path close to connector (route through the pads) | | | | | | | | | | | | | | | |
| 38) changed Vcore inductor (L36) to molded core part (152S0125) | | | | | | | | | | | | | | | |
| 39) changed Pbus inductor (L37) to molded core part (152S0126) | | | | | | | | | | | | | | | |
| 40) added seperate 1.8V_GPU_TPVD filter and LDO (U54) | | | | | | | | | | | | | | | |
| 4/21 | | | | | | | | | | | | | | | |
| replace discrete LCL with single chip LCL filters (155S0154) for VGA (L , L , and L) | | | | | | | | | | | | | | | |
| 42) add 165 ohm chokes on TMDS data pairs at connector (L , L , and L) | | | | | | | | | | | | | | | |
| 43) move BSL to bottom side | | | | | | | | | | | | | | | |
| 44) move CPU thermal sensor (Q39) to input 1 on fan controller and power supply sensor (Q66) to input 2 | | | | | | | | | | | | | | | |
| 45) added trace from Vcore to fan controller ADC input | | | | | | | | | | | | | | | |
| 46) added FET inverters (Q78) to PWM outputs of fan controller (U3) to prevent spinup at boot | | | | | | | | | | | | | | | |
| 47) added FET (Q79) for +3V_Sleep for M10 power sequencing | | | | | | | | | | | | | | | |
| 4/27 | | | | | | | | | | | | | | | |
| 48) changed TMDS data chokes to 90 ohm (155S0128) | | | | | | | | | | | | | | | |
| 49) changed C762 and C766 to 4.7uF 1206 caps | | | | | | | | | | | | | | | |
| 50) changed TMDS data chokes to 90 ohms (155S0128) | | | | | | | | | | | | | | | |
| 51) changed C762 and C766 to 4.7uF 1206 | | | | | | | | | | | | | | | |
| 52) changed Q51 to Si7860DP (376S0119) | | | | | | | | | | | | | | | |
| 53) changed Q48 to Si7892DP (376S0120) | | | | | | | | | | | | | | | |
| 54) changed D24 to B340LB (371S0132) | | | | | | | | | | | | | | | |
| 55) changed L30 to 2.2uH Tokin inductor (152S0139) | | | | | | | | | | | | | | | |
| 56) added Q58, R307, and C515 for GPU Vcore control inverter | | | | | | | | | | | | | | | |
| 57) changed R416 to 2.2ohms | | | | | | | | | | | | | | | |
| 58) changed R364 to 102K | | | | | | | | | | | | | | | |
| 59) added 0.1uF 50V C883 to RS- of Max4172 (NO stuff) | | | | | | | | | | | | | | | |
| 60) changed D18 to 1N914 | | | | | | | | | | | | | | | |
| 61) changed L38 and L41 to 4.7uH (152S0137) | | | | | | | | | | | | | | | |
| 62) added Q81, R308, R309, and R310 for power sequencing (no stuff) | | | | | | | | | | | | | | | |
| 63) changed Q49 and Q50 to Si7860DP (376S0119) | | | | | | | | | | | | | | | |
| 64) changed L36 to 1.2uH 18.3A (152S0125) | | | | | | | | | | | | | | | |
| 65) added R331 1mohm sense resistor to CPU Vcore | | | | | | | | | | | | | | | |
| 66) added C885 and C884 , 1000uF CPU Vcore outpur caps | | | | | | | | | | | | | | | |
| 67) added Q82, R607, R455, R417, and C886 for 1.5V sleep sequencing | | | | | | | | | | | | | | | |
| 68) added Q83 and 100K R608 for 1.8V sequencing | | | | | | | | | | | | | | | |
| 69) added 15.4K R616 and 10K R672 for 2.5V switcher feedback divider | | | | | | | | | | | | | | | |
| 70) changed pinout of sound connector for sousaphone | | | | | | | | | | | | | | | |
| 71) removed Q44 (5V sound sleep fet) | | | | | | | | | | | | | | | |
| 72) changed Q31 to invert headphone Mute to sousaphone | | | | | | | | | | | | | | | |
| 4/28 | | | | | | | | | | | | | | | |
| 73) changed CPU_VCORE_SLEEP location back to across bypass caps to correct after adding reference resistor | | | | | | | | | | | | | | | |
| 74) changed D5 to schottky diode (MBR0540) | | | | | | | | | | | | | | | |
| 75) fixed unnamed net (LTC3411_SHDN_SEQ) | | | | | | | | | | | | | | | |
| 76) changed drain/source polarity of Q76 (FET from +BATT to Pbus) | | | | | | | | | | | | | | | |
| 4/28 | | | | | | | | | | | | | | | |
| 77) moved XW15 to connect to CPU_VCORE_SLEEP_UF (before positioning resistor) | | | | | | | | | | | | | | | |
| 78) changed Fan control nets to FANL and FanR from FanL and Fan2 | | | | | | | | | | | | | | | |
| 79) SWAPPED CONNECTIONS SO THAT OUTPUT 1 FROM FAN CONTROLLER CONNECTS TO LEFT FAN (CPU) AND FAN 2 CONNECTS TO THE RIGHT FAN (GPU) | | | | | | | | | | | | | | | |
| 80) updated power constraints with new fan net names | | | | | | | | | | | | | | | |
| 4/28 | | | | | | | | | | | | | | | |
| 81) change Q58 on pg19 to Q80 to consolidate parts | | | | | | | | | | | | | | | |
| 82) CHANGED U55 TO MM1571J FOR COST SAVINGS | | | | | | | | | | | | | | | |
| 83) changed L72,L73,L74 to 90 ohm ferrites | | | | | | | | | | | | | | | |
| 84) added 10K pullup to +5V_MAIN to SND_HP_MUTE | | | | | | | | | | | | | | | |
| 85) repinout Sousaphone connector | | | | | | | | | | | | | | | |
| 86) remove redundant pullups on FANL_TACH and FANR_TACH | | | | | | | | | | | | | | | |
| 87) added TP to all NC on NEC USB2 part for NAND tree testing | | | | | | | | | | | | | | | |
| 88) added NEC_USB domoption to 0 ohm resistor on NEC_AVSS_F | | | | | | | | | | | | | | | |
| 4/30 | | | | | | | | | | | | | | | |
| 89) repinout Sousaphone connector (J12) | | | | | | | | | | | | | | | |
| 90) no stuff R322 to eliminate 3V_sleep pump up | | | | | | | | | | | | | | | |
| 91) updated various text notes with correct reference designators | | | | | | | | | | | | | | | |
| 5/1 | | | | | | | | | | | | | | | |
| 92) change L30 to 152S0139 (Tokin CPI-1050-2R2) 11A | | | | | | | | | | | | | | | |
| 93) remove FANR_TACH functional test point | | | | | | | | | | | | | | | |
| 94) add CHGND4 and SLEEP_LED functional test points | | | | | | | | | | | | | | | |
| 95) swap INT_AUDIO_TO_SND and SND_TO_AUDIO on Sousaphone connector (J12) | | | | | | | | | | | | | | | |
| *** rev 01 released for EVT *** | | | | | | | | | | | | | | | |
| 5/6 | | | | | | | | | | | | | | | |
| 96) remove NO STUFF on R477 (set 5V and 3.3V switcher in pulse skipping mode) | | | | | | | | | | | | | | | |
| 97) change R337 to 470K and remove NO Stuff and no stuff R336 to change Vcore DAC to 1.35V/1.15V | | | | | | | | | | | | | | | |
| 98) change R321 to 499ohm to set 5mV Vcore offset | | | | | | | | | | | | | | | |
| 99) change L72,L73,L74 to 155S0165 (D part for EVT only) | | | | | | | | | | | | | | | |
| *** rev 02 released for EVT *** | | | | | | | | | | | | | | | |
| 5/7 | | | | | | | | | | | | | | | |
| 100) no stuff Q79 to disable 3V_SLEEP sequencing to work around wake from sleep bug with M10 | | | | | | | | | | | | | | | |
| 101) added BOM table to define correct part number for M10 without heatspreader (338S0133) | | | | | | | | | | | | | | | |
| *** rev 03 released for EVT *** | | | | | | | | | | | | | | | |
| 5/22 | | | | | | | | | | | | | | | |
| 102) fixed NO STUFF BOM option for R291 | | | | | | | | | | | | | | | |
| 103) add NO STUFF to R223 to correct startup level of GPU_VCORE_CNTL | | | | | | | | | | | | | | | |
| 104) add NO STUFF to R300 to complete 3V sequencing on wake from sleep fix | | | | | | | | | | | | | | | |
| 105) changed R376 to 158K and R321 to 2.74K to set CPU_VCORE offset to 35mV | | | | | | | | | | | | | | | |
| *** rev 04 released for EVT *** | | | | | | | | | | | | | | | |
| 5/19/03 | | | | | | | | | | | | | | | |
| 106) changed both AGP_NV_INT_L and AGP_ATI_INT_L to AGP_INT_L | | | | | | | | | | | | | | | |
| 107) removed redundant 3V_GPU pullup R687 (Intrepid side AGP_INT_L pullup) | | | | | | | | | | | | | | | |
| 108) added R699,R701,R707,R708 as 10K pulldowns to Intrepid USB ports A and C when NEC_USB is stuffed | | | | | | | | | | | | | | | |
| 109) changed SND_HP_MUTE_INV gate/inversion FETS to pullup to +3V_MAIN | | | | | | | | | | | | | | | |
| 110) added R711 as pullup to +3V_GPU on AUXWIN signal from M10 (U44) | | | | | | | | | | | | | | | |
| 111) added R698 as 0 ohm jumper between FW_PHY_PD and Intrepid | | | | | | | | | | | | | | | |
| 112) added U56, U57, R718,R714 for VGA Hsync and VGA Vsync buffering | | | | | | | | | | | | | | | |
| 113) changed L72,L73,L74 to 155S0164 (new high speed part) | | | | | | | | | | | | | | | |
| 114) added NO STUFF BOM option to R223 to correct for sense of GPU_VCORE_CNTL | | | | | | | | | | | | | | | |
| 115) added NO STUFF BOM option to R300 to avoid sleep wake problem | | | | | | | | | | | | | | | |
| 6/3/03 | | | | | | | | | | | | | | | |
| 116) Intgrated new 1.8V switcher (LTC3412)(U58)(353S0650) and inductor (L75- 152S0142) | | | | | | | | | | | | | | | |
| 117) changed 2.5V_SLEEP FET (U48) and 1.8V_SLEEP FET (U6) to higher current part (S16467BDQ - 376S0161) | | | | | | | | | | | | | | | |
| 118) added 10K pulldown (R720) on FW_PHY_PD_INT for when R698 is removed | | | | | | | | | | | | | | | |
| 119) changed R728 and R729 to 1210 0ohm resistors to support switching the entire memory bus between 1.8V and 2.5V | | | | | | | | | | | | | | | |
| 120) added R721 as jumper between +2.5V_SLEEP and +2.5V_GPU | | | | | | | | | | | | | | | |
| 6/4/03 | | | | | | | | | | | | | | | |
| 121) NO STUFF R631 to remove MAIN_RESET_L from clock slewing chip | | | | | | | | | | | | | | | |
| 122) changed FWB connector to new part with extra ground tabs (514S0059) | | | | | | | | | | | | | | | |
| 6/5/03 | | | | | | | | | | | | | | | |
| 123) changed I2C 0 and 1 pullups (RP12) to 2.2K to improve rise/fall times (sensor check config errors) | | | | | | | | | | | | | | | |
| 124) added CRITICAL flag to new 1.8V switcher (U58), inductor (L75), 1.8V sleep FET (U6), and 2.5V sleep FET (48) | | | | | | | | | | | | | | | |
| 125) removed gnd caps (C651 and C647) on I2S clock at sound connector (J12) | | | | | | | | | | | | | | | |
| 126) added LC filter on SND_SYNC for EMI (L77 and C895) | | | | | | | | | | | | | | | |
| 127) added LC filter on SND_CLKOUT for EMI (80 and C899) | | | | | | | | | | | | | | | |
| 128) added LC filter on INT_AUDIO_TO_SND for EMI (L81 and C896) | | | | | | | | | | | | | | | |
| 129) added LC filter on SND_TO_AUDIO for EMI (L82 and C897) | | | | | | | | | | | | | | | |
| 130) added LC filter on SND_HP_MUTE for EMI (L76 and C898) | | | | | | | | | | | | | | | |
| 131) added LC filter on SND_HW_RESET_L for EMI (L78 and C900) | | | | | | | | | | | | | | | |
| 132) added LC filter on SND_SCLK for EMI (L79 and C901) | | | | | | | | | | | | | | | |
| 133) added C902 and R804 to prevent latch-up condition in GPU Vcore circuit when using powermiser | | | | | | | | | | | | | | | |
| 134) removed R331 (CPU Vcore positioning resistor) | | | | | | | | | | | | | | | |
| 135) changed C728,C729,C730,C731,C732,C733,C734,C884,C885 to 220uF Rubycon caps (128S0024) | | | | | | | | | | | | | | | |
| 136) add Vcore offset change circuit to modify offset in low (Q86,R805,R806,R807,R808,R809) | | | | | | | | | | | | | | | |
| 137) changed Q83 into dual (2N7002DW) and added R810 to invert 3V_5V_ON before switching RUN/SS | | | | | | | | | | | | | | | |
| 6/6/03 | | | | | | | | | | | | | | | |
| 138) rotated J26 (FW B connector) | | | | | | | | | | | | | | | |
| 139) changed D29 to B340B (3A part - 371S0159) | | | | | | | | | | | | | | | |
| 6/9/03 | | | | | | | | | | | | | | | |
| 140) modified Vcore offset select circuit with Takashi's changes - changed Gnd reference to VCORE_GND_SNS | | | | | | | | | | | | | | | |
| 141) added double inverter to buffer THERM_L_OC (added Q87,R811,R812) | | | | | | | | | | | | | | | |
| 142) removed redundant pullup on THERM_L_OC (R780) | | | | | | | | | | | | | | | |
| 6/9/03 | | | | | | | | | | | | | | | |
| 143) added cap on gate of the second FET in Q87 for possible turn on delay (C903) | | | | | | | | | | | | | | | |
| 144) changed inner shield of FWB connector J26 to connect to chassis gnd | | | | | | | | | | | | | | | |
| 145) changed R336 and R325 to 0 ohm to set Vcore VID to 1.3V/1.15V | | | | | | | | | | | | | | | |
| 146) changed R321 to 2.49K to set Vcore offset to +25mV | | | | | | | | | | | | | | | |
| 147) added 10 ohm resistor (R814) and 1uF cap (C904) to filter power to ADT7460 (Gary Leo) | | | | | | | | | | | | | | | |
| 6/10/03 | | | | | | | | | | | | | | | |
| 148) changed R612 to 10K to prevent UIIDE DMACK from floating | | | | | | | | | | | | | | | |
| 149) changed C80,C88,C81,C89,C82,C102,C79,C87 to NO STUFF (TMDS common-mode termination) | | | | | | | | | | | | | | | |
| 150) changed R205,R218,R211,R219,R210,R220,R204,R214 to 162 ohm 1% (TMDS common-mode termination) | | | | | | | | | | | | | | | |
| 151) changed RP27,RP32,RP28,RP57 to 10ohm (TMDS series termination) | | | | | | | | | | | | | | | |
| *** released for EVT2 6/10/03 *** | | | | | | | | | | | | | | | |
| 6/13/03 | | | | | | | | | | | | | | | |
| 152) fixed NO STUFF on R291 | | | | | | | | | | | | | | | |
| 153) removed NO STUFF from C80,C88,C81,C89,C82,C102,C79,C87 (TMDS common-mode termination) | | | | | | | | | | | | | | | |
| 154) removed NO STUFF from R638 (pullup on slewing chip FSEL) | | | | | | | | | | | | | | | |
| 155) removed NO STUFF from C903 (cap on input to second part of THERM_OC_L buffer) | | | | | | | | | | | | | | | |
| 156) CHANGED R321 TO 1K FOR VCORE OFFSET OF 12mV (VCORE = 1.30V -30mV/+100mV) | | | | | | | | | | | | | | | |
| *** released for EVT2 6/13/03 *** | | | | | | | | | | | | | | | |
| 6/18/03 | | | | | | | | | | | | | | | |
| 157) changed R228 to pullup to 1.8V for DVO interface compatability | | | | | | | | | | | | | | | |
| 158) added R234 and INT_TMDS option to maintain internal TMDS capability | | | | | | | | | | | | | | | |
| 159) changed L30 to 3 pin symbol | | | | | | | | | | | | | | | |
| 160) added U5 to use as external TMDS transmitter (DVT) | | | | | | | | | | | | | | | |
| 161) added R41 to create +3V_GPU_ST power for SILL162 (U5) | | | | | | | | | | | | | | | |
| 162) added L14, C130, C132, and C165 for 3V AVCC filtering for SILL162 (U5) | | | | | | | | | | | | | | | |
| 163) added L13, C14, C129, C131, C133 for 3V PVCC filtering for SILL162 (U5) | | | | | | | | | | | | | | | |
| 164) added L15, C255, C233, C218 for 3V Vcc filtering for SILL162 (U5) | | | | | | | | | | | | | | | |
| 165) added R235 and R237 as options for MAIN_RESET_L to U5 | | | | | | | | | | | | | | | |
| 166) added R231, R232, and C284 for Vref for U5 | | | | | | | | | | | | | | | |
| 167) added R66, R99, R202, R212, R222, R224, R88, R110, R223 as straps for U5 | | | | | | | | | | | | | | | |
| 168) added RP58, RP59, RP60, RP61 for series termination of SILL162 TMDS output | | | | | | | | | | | | | | | |
| 169) added L16, C304, C327, C647 for filtering GPU VDDR4 | | | | | | | | | | | | | | | |
| 170) added R255 and R251 to strap GPU_DVODMODE correctly for 1.8V DVO | | | | | | | | | | | | | | | |
| 171) added R268 to connect L16 to +3V_GPU_FLT when not using SILL162 | | | | | | | | | | | | | | | |
| 172) added C681, C668, C678, C651 to filter the thermal sensor diff pairs | | | | | | | | | | | | | | | |
| 6/19/03 | | | | | | | | | | | | | | | |
| 173) changed GPU_MEM_IO to +GPU_MEM to connect ATI Vref to correct memory voltage | | | | | | | | | | | | | | | |
| 174) swapped TMDS CLKN and CLKP on RP57 and RP58 for layout | | | | | | | | | | | | | | | |
| 175) swapped DN<0> and DP<0> on RP27 for layout | | | | | | | | | | | | | | | |
| 176) corrected un-named nets in TMDS common-mode filters | | | | | | | | | | | | | | | |
| 177) added physical constraints for new Silicon Image power rails | | | | | | | | | | | | | | | |
| 178) CHANGED C728,C731,C734,C733,C730,C732,C729,C885,C885 TO 128S0022 (124S0024 WILL BE DELETED AS A DUPLICATE IN THE LIBRARY) | | | | | | | | | | | | | | | |
| 6/23/03 | | | | | | | | | | | | | | | |
| 179) NO STUFF'ed C895,C899,C896,C897,C898,C900, and C901 to fix no sound problem | | | | | | | | | | | | | | | |
| 180) changed C890 to 100pF for improved transient response (Takashi) | | | | | | | | | | | | | | | |
| 181) Removed bypass traces on FWB chokes and stuffed L70 and L71 | | | | | | | | | | | | | | | |
| 182) CHANGED R491 TO 52.3K 1%, R475 TO 127K 1%, AND R476 TO 4.7M 5% IN A29 ADAPTER DETECT CIRCUIT DIVIDERS TO REDUCE SHUTDOWN CURRENT | | | | | | | | | | | | | | | |
| 183) added R331 as CPU Vcore sense resistor (1 mohm 1% 2512) | | | | | | | | | | | | | | | |
| 184) No STUFF'ed C651 and C678 | | | | | | | | | | | | | | | |
| 185) added C688,C690,C846,C905 for thermal pair filtering at fan controller | | | | | | | | | | | | | | | |
| 186) added C906 to prevent shoot-thru on Q64 (currently NO STUFF'ed) | | | | | | | | | | | | | | | |
| 187) added C907 to prevent shoot-thru on Q68 (currently NO STUFF'ed) | | | | | | | | | | | | | | | |
| 188) changed R517 to 100K | | | | | | | | | | | | | | | |
| 189) changed GND reference for input side of Q86 to digital GND (the other FET in Q856 remains on VCORE_GNDSNS | | | | | | | | | | | | | | | |
| 6/24/03 | | | | | | | | | | | | | | | |
| 190) added C908 to prevent gate shoot-thru on Q56 | | | | | | | | | | | | | | | |
| 191) added R279 to power TMDS PLL from LVDS filter when using external TMDS transmitter | | | | | | | | | | | | | | | |
| 192) changed R325 to 470K to set the low Vcore to 1.10V | | | | | | | | | | | | | | | |
| 193) stuffed Vcore offset switch (R807,R805,R809,Q86) | | | | | | | | | | | | | | | |
| 194) changed R809 to 1.5K 1% to set low Vcore offset to 10mV | | | | | | | | | | | | | | | |
| 195) changed R321 to 3.01K 1% to set high Vcore offset to 30mV | | | | | | | | | | | | | | | |
| 6/25/03 | | | | | | | | | | | | | | | |
| 196) rotated L70 and L71 for layout (PCB symbol problem) | | | | | | | | | | | | | | | |
| 197) changed Q53,Q54,Q55 to IRF7832 (376S0148) for better thermal performance | | | | | | | | | | | | | | | |
| 198) NO STUFF'ed C908 (Q56 gate shoot-thru cap) | | | | | | | | | | | | | | | |
| *** released for DVT 6/26/03 *** | | | | | | | | | | | | | | | |
| 7/2/03 | | | | | | | | | | | | | | | |
| 199) CHANGED J9 (CARDBUS) TO 516S0141 (NEW PIN PLATING SPEC) | | | | | | | | | | | | | | | |
| 200) CHANGED J20 (AIRPORT) TO 516S0142 (NEW PIN PLATING SPEC) | | | | | | | | | | | | | | | |
| 201) CHANGED J10 (OPTICAL DRIVE) TO 516S0140 (NEW PIN PLATING SPEC) | | | | | | | | | | | | | | | |
| 202) CHANGED J13 (HARD DRIVE) TO 516S0140 (NEW PIN PLATING SPEC) | | | | | | | | | | | | | | | |
| 203) CHANGED J12 (SOUND) TO 516S0144 (NEW PIN PLATING SPEC) | | | | | | | | | | | | | | | |
| 204) CHANGED J8 (MODEM) TO 516S0143 (NEW PIN PLATING SPEC) | | | | | | | | | | | | | | | |
| 205) ADDED BOM TABLE TO PUT 0 OHM 402 ON L77,L80,L81,L82,L76,L78,L79 | | | | | | | | | | | | | | | |
| 7/9/03 | | | | | | | | | | | | | | | |
| 207) CORRECTED C889 TO CONNECT TO INPUT (PIN 1) OF U55 | | | | | | | | | | | | | | | |
| 208) REMOVED POWER JUMPERS XW25,XW17,XW16,XW10,XW14,XW18 | | | | | | | | | | | | | | | |
| 209) CHANGED 197S0035 TO PRIMARY AND 197S0004 AS ALTERNATE FOR Y1 (INTREPID) | | | | | | | | | | | | | | | |
| 210) CHANGED 197S0037 TO PRIMARY AND 197S0603 AS ALTERNATE FOR Y3 (ETHERNET) | | | | | | | | | | | | | | | |
| 211) CHANGED 197S0038 TO PRIMARY AND 197S0608 AS ALTERNATE FOR Y5 (NEC USB2) | | | | | | | | | | | | | | | |
| 212) CHANGED 197S0040 TO PRIMARY AND 197S0008 AS ALTERNATE FOR Y4 (LMU) | | | | | | | | | | | | | | | |
| 213) CHANGED 197S0041 TO PRIMARY AND 197S0604 AS ALTERNATE FOR Y6 (PMU) | | | | | | | | | | | | | | | |
| 7/22/03 | | | | | | | | | | | | | | | |
| 214) ADDED 1_32V_VCORE AND 1_30V_VCORE BOM OPTIONS FOR 2 DIFFERENT CPU VCORE SPECS | | | | | | | | | | | | | | | |
| 215) UPDATED CAP MATERIAL TYPES | | | | | | | | | | | | | | | |
| 216) CHANGED FROM 715 PIN TO 667 PIN SYMBOL FOR U44 (M10) | | | | | | | | | | | | | | | |
| 7/28/03 | | | | | | | | | | | | | | | |
| 217) CHANGED TMDS TERMINATION FROM 2X 162 TO 2X 49.9 OHMS PER PAIR | | | | | | | | | | | | | | | |
| 218) CHANGED 126S0036 FROM ALT TO PRIMARY, REPLACING 126S0035 FOR CPU VCORE INPUT CAPS | | | | | | | | | | | | | | | |
| *** RELEASED FOR PRODUCTION 7/28/03 *** | | | | | | | | | | | | | | | |
| 8/4/03 | | | | | | | | | | | | | | | |
| 219) CHANGED R99 TO NO STUFF TO FIX I2C ADDRESS OF SILL162 TMDS TRANSMITTER | | | | | | | | | | | | | | | |
| 220) CHANGED R321 TO 4.02K 1% FOR 1_30_VCORE (40mV OFFSET) AND TO 6.34K 1% FOR 1_32_VCORE (60mV OFFSET) | | | | | | | | | | | | | | | |
| 221) CHANGED R304 TO 470K AND R329 AND R325 TO 0 OHM TO CHANGE LOW VID TO 1.05V ON VCORE | | | | | | | | | | | | | | | |
| 222) CHANGED C611 TO 2200PF, C610 TO 100PF, AND R519 TO 12.7K 1% TO INCREASE IMMUNITY TO 3.3V PGOOD SIGNAL DROPOUT | | | | | | | | | | | | | | | |
| 223) NO STUFF C590 TO INCREASE IMMUNITY TO 3.3V PGOOD SIGNAL DROPOUT | | | | | | | | | | | | | | | |
| 224) CHANGED C583 TO 2200PF, C576 TO 100PF, AND R481 TO 15.0K 1% TO INCREASE IMMUNITY TO 3.3V PGOOD SIGNAL DROPOUT | | | | | | | | | | | | | | | |
| 225) NO STUFF C566 TO INCREASE IMMUNITY TO 3.3V PGOOD SIGNAL DROPOUT | | | | | | | | | | | | | | | |
| 9/4/03 | | | | | | | | | | | | | | | |
| 228) ADDED 197S0052 AS ALTERNATE FOR G1 (98 MHz FW OSCILLATOR) | | | | | | | | | | | | | | | |
| 229) CHANGED C728-C734,C884,C885 TO 128S0022 TO REMOVE DUPLICATE PART NUMBER | | | | | | | | | | | | | | | |
| 230) CHANGED C883 TO 132S0100 TO CORRECT FOR USE OF OEM PART NUMBER | | | | | | | | | | | | | | | |
| NOTICE OF PROPRIETARY PROPERTY | | | | | | | | | | | | | | | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING | | | | | | | | | | | | | | | |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE | | | | | | | | | | | | | | | |
| II NOT TO REPRODUCE OR COPY IT | | | | | | | | | | | | | | | |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | | | | | | | | | | | | | | | |
| 8 | | | | | | | | | | | | | | | |
| 7 | | | | | | | | | | | | | | | |
| 6 | | | | | | | | | | | | | | | |
| 5 | | | | | | | | | | | | | | | |
| 4 | | | | | | | | | | | | | | | |
| 3 | | | | | | | | | | | | | | | |
| 2 | | | | | | | | | | | | | | | |
| 1 | | | | | | | | | | | | | | | |
| D | | | | | | | | | | | | | | | |
| C | | | | | | | | | | | | | | | |
| B | | | | | | | | | | | | | | | |
| A | | | | | | | | | | | | | | | |
| A | | | | | | | | | | | | | | | |
| 8 | | | | | | | | | | | | | | | |
| 7 | | | | | | | | | | | | | | | |
| 6 | | | | | | | | | | | | | | | |
| 5 | | | | | | | | | | | | | | | |
| 4 | | | | | | | | | | | | | | | |
| 3 | | | | | | | | | | | | | | | |
| 2 | | | | | | | | | | | | | | | |
| 1 | | | | | | | | | | | | | | | |
| D | | | | | | | | | | | | | | | |
| C | | | | | | | | | | | | | | | |
| B | | | | | | | | | | | | | | | |
| A | | | | | | | | | | | | | | | |
| A | | | | | | | | | | | | | | | |
| 8 | | | | | | | | | | | | | | | |
| 7 | | | | | | | | | | | | | | | |
| 6 | | | | | | | | | | | | | | | |
| 5 | | | | | | | | | | | | | | | |
| 4 | | | | | | | | | | | | | | | |
| 3 | | | | | | | | | | | | | | | |
| 2 | | | | | | | | | | | | | | | |
| 1 | | | | | | | | | | | | | | | |
| D | | | | | | | | | | | | | | | |
| C | | | | | | | | | | | | | | | |
| B | | | | | | | | | | | | | | | |
| A | | | | | | | | | | | | | | | |
| A | | | | | | | | | | | | | | | |
| 8 | | | | | | | | | | | | | | | |
| 7 | | | | | | | | | | | | | | | |
| 6 | | | | | | | | | | | | | | | |
| 5 | | | | | | | | | | | | | | | |
| 4 | | | | | | | | | | | | | | | |
| 3 | | | | | | | | | | | | | | | |
| 2 | | | | | | | | | | | | | | | |
| 1 | | | | | | | | | | | | | | | |
| D | | | | | | | | | | | | | | | |
| C | | | | | | | | | | | | | | | |
| B | | | | | | | | | | | | | | | |
| A | | | | | | | | | | | | | | | |
| A | | | | | | | | | | | | | | | |
| 8 | | | | | | | | | | | | | | | |
| 7 | | | | | | | | | | | | | | | |
| 6 | | | | | | | | | | | | | | | |
| 5 | | | | | | | | | | | | | | | |
| 4 | | | | | | | | | | | | | | | |
| 3 | | | | | | | | | | | | | | | |
| 2 | | | | | | | | | | | | | | | |
| 1 | | | | | | | | | | | | | | | |
| D | | | | | | | | | | | | | | | |
| C | | | | | | | | | | | | | | | |
| B | | | | | | | | | | | | | | | |
| A | | | | | | | | | | | | | | | |
| A | | | | | | | | | | | | | | | |
| 8 | | | | | | | | | | | | | | | |
| 7 | | | | | | | | | | | | | | | |
| 6 | | | | | | | | | | | | | | | |
| 5 | | | | | | | | | | | | | | | |
| 4 | | | | | | | | | | | | | | | |
| 3 | | | | | | | | | | | | | | | |
| 2 | | | | | | | | | | | | | | | |
| 1 | | | | | | | | | | | | | | | |
| D | | | | | | | | | | | | | | | |
| C | | | | | | | | | | | | | | | |
| B | | | | | | | | | | | | | | | |
| A | | | | | | | | | | | | | | | |
| A | | | | | | | | | | | | | | | |
| 8 | | | | | | | | | | | | | | | |
| 7 | | | | | | | | | | | | | | | |
| 6 | | | | | | | | | | | | | | | |
| 5 | | | | | | | | | | | | | | | |
| 4 | | | | | | | | | | | | | | | |
| 3 | | | | | | | | | | | | | | | |
| 2 | | | | | | | | | | | | | | | |
| 1 | | | | | | | | | | | | | | | |
| D | | | | | | | | | | | | | | | |
| C | | | | | | | | | | | | | | | |
| B | | | | | | | | | | | | | | | |
| A | | | | | | | | | | | | | | | |
| A | | | | | | | | | | | | | | | |
| 8 | | | | | | | | | | | | | | | |
| 7 | | | | | | | | | | | | | | | |
| 6 | | | | | | | | | | | | | | | |
| 5 | | | | | | | | | | | | | | | |
| 4 | | | | | | | | | | | | | | | |
| 3 | | | | | | | | | | | | | | | |
| 2 | | | | | | | | | | | | | | | |
| 1 | | | | | | | | | | | | | | | |
| D | | | | | | | | | | | | | | | |
| C | | | | | | | | | | | | | | | |
| B | | | | | | | | | | | | | | | |
| A | | | | | | | | | | | | | | | |
| A | | | | | | | | | | | | | | | |
| 8 | | | | | | | | | | | | | | | |
| 7 | | | | | | | | | | | | | | | |
| 6 | | | | | | | | | | | | | | | |
| 5 | | | | | | | | | | | | | | | |
| 4 | | | | | | | | | | | | | | | |
| 3 | | | | | | | | | | | | | | | |
| 2 | | | | | | | | | | | | | | | |
| 1 | | | | | | | | | | | | | | | |
| D | | | | | | | | | | | | | | | |
| C | | | | | | | | | | | | | | | |
| B | | | | | | | | | | | | | | | |
| A | | | | | | | | | | | | | | | |
| A | | | | | | | | | | | | | | | |
| 8 | | | | | | | | | | | | | | | |
| 7 | | | | | | | | | | | | | | | |
| 6 | | | | | | | | | | | | | | | |
| 5 | | | | | | | | | | | | | | | |
| 4 | | | | | | | | | | | | | | | |
| 3 | | | | | | | | | | | | | | | |
| 2 | | | | | | | | | | | | | | | |
| 1 | | | | | | | | | | | | | | | |
| D | | | | | | | | | | | | | | | |
| C | | | | | | | | | | | | | | | |
| B | | | | | | | | | | | | | | | |
| A | | | | | | | | | | | | | | | |
| A | | | | | | | | | | | | | | | |
| 8 | | | | | | | | | | | | | | | |
| 7 | | | | | | | | | | | | | | | |
| 6 | | | | | | | | | | | | | | | |
| 5 | | | | | | | | | | | | | | | |
| 4 | | | | | | | | | | | | | | | |
| 3 | | | | | | | | | | | | | | | |
| 2 | | | | | | | | | | | | | | | |
| 1 | | | | | | | | | | | | | | | |
| D | | | | | | | | | | | | | | | |
| C | | | | | | | | | | | | | | | |
| B | | | | | | | | | | | | | | | |
| A | | | | | | | | | | | | | | | |
| A | | | | | | | | | | | | | | | |
| 8 | | | | | | | | | | | | | | | |
| 7 | | | | | | | | | | | | | | | |
| 6 | | | | | | | | | | | | | | | |
| 5 | | | | | | | | | | | | | | | |
| 4 | | | | | | | | | | | | | | | |
| 3 | | | | | | | | | | | | | | | |
| 2 | | | | | | | | | | | | | | | |
| 1 | | | | | | | | | | | | | | | |
| D | | | | | | | | | | | | | | | |
| C | | | | | | | | | | | | | | | |
| B | | | | | | | | | | | | | | | |
| A | | | | | | | | | | | | | | | |
| A | | | | | | | | | | | | | | | |
| 8 | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |

[illegible]

