

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

PAGE

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

CONTENTS

TITLE PAGE AND CONTENTS

SYSTEM BLOCK DIAGRAM

POWER BLOCK DIAGRAM

PCB NOTES AND HOLES

MPC7450 MAXBUS INTERFACE

MPC7450 DATA

CPU PLL AND CONFIGURATION STRAPS

INTREPID MAXBUS AND BOOT STRAPS

INTREPID MEMORY INTERFACE / BOOT ROM

DDR MEMORY MUXES

200PIN DDR MEMORY SODIMM CONNECTORS

INTREPID AGP 4X/PCI

INTREPID ENET/FW/UATA/EIDE INTERFACES

INTREPID GPIOS/SERIAL/USB INTERFACES/SSCG

INTREPID POWER RAILS

INTREPID DECOUPLING

CARDBUS CONTROLLER (PCI1510)

MAP31 AGP & FRAME BUFFER

MAP31 LVDS/TMDS/GPIO & GPU VCORE

MAP31 ANALOG, DVO INTERFACE, GND

VIDEO CONNECTORS - INVERTER, DVI, S-VIDEO DUAL-CHANNEL LVDS

PAGE

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40-41

42-43

CONTENTS

LMU, LIGHT SENSOR, BOOTBANGER, SLEEP LED SPIDEY - KBD,TPAD,HALL EFFECT,PWR BUTTON

INTERNAL CONNECTORS - DVD, CARDSLOT, HARD DRIVE, LEFT USB/BLUETOOTH

FAN CONTROLLER, MODEM, SOUND SERIAL DEBUG (JOLLY ROGER, PWR/NMI/RESET)

USB 2.0

MARVELL GIGABIT ETHERNET PHY

FIREWIRE A/B PHY

FIREWIRE A/B CONNECTORS, PORT POWER LIMITER

PMU (POWER MANAGEMENT UNIT)

BATTERY CHARGER AND CONNECTOR

12.8V SYSTEM POWER SUPPLY / PMU POWER SUPPLY

3.3V / 5V SYSTEM POWER SUPPLIES

CPU CORE VOLTAGE POWER SUPPLY

1.5V/ 1.8V / 2.5V SYSTEM POWER SUPPLIES

SIGNAL CONSTRAINTS (1 OF 3) - DIGITAL/CLK

SIGNAL CONSTRAINTS (2 OF 3) - DIGITAL/DIFF

SIGNAL CONSTRAINTS (3 OF 3) - POWER NETS

FUNCTIONAL TEST POINTS

REVISION HISTORY (1 OF 1)

SIGNAL NAMES

COMPONENT LOCATIONS

REV

03

ZONE

ECN

268628

DESCRIPTION OF CHANGE

ENGINEERING RELEASED

CK APPD

DATE

03/28/03

ENG APPD

DATE

?

NIMITZ

03/14/2003

BOM OPTIONS	STUFF	NO STUFF
D3_HOT		✓
D3_COLD	✓	
GPU_SS	✓	
GPU_SWITCH	✓	
SERIAL_DEBUG	✓	
VCORE_OFFSET		✓
1_8V_MAXBUS	✓	
1_5V_MAXBUS		✓
NEC_USB	✓	
INTREPID_USB		✓
BBANG		✓
NO_BBANG	✓	
MAP31	✓	
MAP17		✓
SSCG		✓
NO_SSCG	✓	
5V_HD_LOGIC	✓	
3V_HD_LOGIC		✓

PART#

QTY

DESCRIPTION

REFERENCE DESIGNATOR(S)

BOM OPTION

051-6443

1

SCHEM,MLB,PB 17

SCH1

820-1511

1

PCBF,MLB,PB 17

PCB1

DIMENSIONS ARE IN MILLIMETERS

XX : \_\_\_\_\_

X.XX : \_\_\_\_\_

X.XXX : \_\_\_\_\_

ANGLES : \_\_\_\_\_

DO NOT SCALE DRAWING

THIRD ANGLE PROJECTION

METRIC

DRAFTER

ENG APPD

QA APPD

RELEASE

DESIGN CK

MFG APPD

DESIGNER

SCALE

SIZE

D

MATERIAL/FINISH NOTED AS APPLICABLE

Apple Computer Inc.

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

TITLE

SCHEM,NIMITZ,Q41

DRAWING NUMBER

051-6443

REV.

03

SHT

1

OF

43

8

7

6


5

4

3

2

1



SYSTEM BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

**POWER SYSTEM ARCHITECTURE**

The diagram illustrates the power system architecture, showing the flow of power from the AC adapter and battery through various regulators and DC/DC converters to the system components.

**Power Sources:**

- AC ADAPTER IN PG 31
- BACKUP BATTERY
- CHARGER INPUT & BOOST OUTPUT PG 32
- 3S 3P PRISMATIC CELLS

**Regulators and DC/DC Converters:**

- BUCK REGULATOR (LTC1625) PG 32: AC: 12.8V, NO AC: BATTERY VOLTAGE 1625 NOT RUNNING. SHUTDOWN: RUNNING, SLEEP: RUNNING, RUN: RUNNING.
- MAIN 3V/5V DC/DC (LTC3707) PG 33 STBYMD: RUN/SS - 5V, TURNS ON AT >1V, <100UA ALLOWED, INTERNAL ZENER CLAMP TO 6V. SHUTDOWN: STOPPED, SLEEP: RUNNING, RUN: RUNNING. RUN/SS - 3V.
- DC/DC (LTC3411) PG 35: SHUTDOWN: STOPPED, SLEEP: STOPPED, RUN: RUNNING.
- EXT VCC DC/DC (LTC1778) PG 20: SHUTDOWN: STOPPED, SLEEP: D3HOT/D3COLD, RUN: RUNNING. TURNS ON AS LOW AS 0.8V/TYP 1.5V, INTERNAL 1.2UA CURRENT SOURCE.
- DC/DC (MAX1717) PG 34: SHUTDOWN: STOPPED, SLEEP: STOPPED, RUN: RUNNING.

**Other Components:**

- BACKLIGHT INVERTER
- MAXBUS SEQUENCING
- GPU\_VCORE (+1.35V/+1.2V)
- CPU\_VCORE (+1.4V/+1.5V)

**Timing Diagram:**

The timing diagram shows the sequence of events during power-up and shutdown. The signals are:

- SLEEP
- SLEEP\_L\_LS5
- DCDC\_EN
- DCDC\_EN\_L
- +5V\_MAIN
- +5V\_SLEEP
- +3V\_MAIN
- +3V\_SLEEP
- 3V\_5V\_OK
- +2\_5V\_MAIN
- +2\_5V\_SLEEP
- +1\_5V\_MAIN
- +1\_5V\_SLEEP
- 1\_5V\_2\_5V\_OK (MAX1715 OUTPUT)
- 1\_5V\_2\_5V\_OK (AT LTC1778 RUN/SS)
- GPU\_VCORE (D3HOT)
- GPU\_VCORE (D3COLD)
- +1\_8V\_MAIN

**POWER BLOCK DIAGRAM**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE: D, DRAWING NUMBER: 051-6443, REV.: 03

SCALE: NONE, SHT: 3, OF: 43

APPLE COMPUTER INC.



**POWER SYSTEM ARCHITECTURE**

The diagram illustrates the power system architecture, showing the flow of power from the AC adapter and battery through various regulators and DC/DC converters to the system components.

**AC Adapter and Battery:**

- AC ADAPTER IN PG 31:** Provides power to the system.
- BACKUP BATTERY CHARGER INPUT & BOOST OUTPUT PG 32:** Manages the backup battery.
- 3S 3P PRISMATIC CELLS:** The main battery source.

**Regulators and DC/DC Converters:**

- BUCK REGULATOR (LTC1625) PG 32:** Converts +24V\_PBUS to +5V\_MAIN.
- MAIN 3V/5V DC/DC (LTC3707) PG 33 STBYMD:** Converts +5V\_MAIN to +3V\_5V\_OK.
- DC/DC (LTC3411) PG 35:** Converts +5V\_MAIN to +1.8V\_MAIN.
- EXT VCC DC/DC (LTC1778) PG 20:** Converts +5V\_MAIN to GPU\_VCORE (+1.35V/+1.2V).
- DC/DC (MAX1717) PG 34:** Converts +5V\_MAIN to CPU\_VCORE (+1.4V/+1.5V).

**System Components and Control:**

- BACKLIGHT INVERTER:** Converts +5V\_MAIN to +5V\_MAIN.
- MAP31 DDR I/O, MAP31 DDR CORE, DDR POWER:** Receives +2.5V\_MAIN and +1.5V\_MAIN.
- INTREPID CORE AGP I/O:** Receives +5V\_MAIN.
- MAXBUS SEQUENCING:** Controls the system's power states.
- GPU\_VCORE SEQUENCING:** Controls the GPU's power states.

**Timing Diagram:**

The timing diagram shows the power-up sequence for the system. It includes signals for SLEEP, DCDC\_EN, DCDC\_EN\_L, +5V\_MAIN, +5V\_SLEEP, +3V\_MAIN, +3V\_SLEEP, 3V\_5V\_OK, +2\_5V\_MAIN, +2\_5V\_SLEEP, +1\_5V\_MAIN, +1\_5V\_SLEEP, 1\_5V\_2\_5V\_OK (MAX1715 OUTPUT), 1\_5V\_2\_5V\_OK (AT LTC1778 RUN/SS), GPU\_VCORE (D3HOT), GPU\_VCORE (D3COLD), and +1\_8V\_MAIN. The diagram shows the sequence of events from SHUT-DOWN to RUN, SLEEP, and back to SHUT-DOWN.

**POWER BLOCK DIAGRAM**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE DRAWING NUMBER REV.  
D 051-6443 03

SCALE SHT OF  
NONE 3 43

APPLE COMPUTER INC.

**POWER SYSTEM ARCHITECTURE**

The diagram illustrates the power system architecture, showing the flow of power from the AC adapter and battery through various regulators and DC/DC converters to the system components.

**AC Adapter and Battery:**

- AC ADAPTER IN PG 31:** Provides power to the system.
- BACKUP BATTERY CHARGER INPUT & BOOST OUTPUT PG 32:** Manages the backup battery.
- 3S 3P PRISMATIC CELLS:** The main battery source.

**Regulators and DC/DC Converters:**

- BUCK REGULATOR (LTC1625) PG 32:** Converts +24V\_PBUS to +5V\_MAIN.
- MAIN 3V/5V DC/DC (LTC3707) PG 33 STBYMD:** Converts +5V\_MAIN to +3V\_5V\_OK.
- DC/DC (LTC3411) PG 35:** Converts +5V\_MAIN to +1.8V\_MAIN.
- EXT VCC DC/DC (LTC1778) PG 20:** Converts +5V\_MAIN to GPU\_VCORE (+1.35V/+1.2V).
- DC/DC (MAX1717) PG 34:** Converts +5V\_MAIN to CPU\_VCORE (+1.4V/+1.5V).

**System Components and Control:**

- BACKLIGHT INVERTER:** Converts +5V\_MAIN to +5V\_MAIN.
- MAP31 DDR I/O, MAP31 DDR CORE, DDR POWER:** Receives +2.5V\_MAIN and +1.5V\_MAIN.
- INTREPID CORE AGP I/O:** Receives +5V\_MAIN.
- MAXBUS SEQUENCING:** Controls the system's power states.
- GPU\_VCORE SEQUENCING:** Controls the GPU's power states.

**Timing Diagram:**

The timing diagram shows the power-up sequence for the system. It includes signals for SLEEP, DCDC\_EN, DCDC\_EN\_L, +5V\_MAIN, +5V\_SLEEP, +3V\_MAIN, +3V\_SLEEP, 3V\_5V\_OK, +2\_5V\_MAIN, +2\_5V\_SLEEP, +1\_5V\_MAIN, +1\_5V\_SLEEP, 1\_5V\_2\_5V\_OK (MAX1715 OUTPUT), 1\_5V\_2\_5V\_OK (AT LTC1778 RUN/SS), GPU\_VCORE (D3HOT), GPU\_VCORE (D3COLD), and +1\_8V\_MAIN. The diagram shows the sequence of events from SHUT-DOWN to RUN, SLEEP, and back to SHUT-DOWN.

**POWER BLOCK DIAGRAM**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE DRAWING NUMBER REV.

D 051-6443 03

SCALE NONE SHT 3 OF 43

APPLE COMPUTER INC.

PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN  
1/2 OZ CU THICKNESS: 0.7 MILS  
1.0 OZ CU THICKNESS: 1.4 MILS

IMPEDANCE : 50 OHMS +/- 10%  
DIELECTRIC: FR-4  
LAYER COUNT: 12  
SIGNAL TRACE WIDTH: 4 MILS  
SIGNAL TRACE SPACING: 4 MILS  
PREPREG THICKNESS: 2-3 MILS


SEE PCB CAD FILES FOR MORE SPECIFIC INFO.

BOARD STACK-UP AND CONSTRUCTION


20R10 TH VIA OR VIA IN PAD

1	SIGNAL (1/3 OZ + COPPER PLATING)	
2	PREPREG (3MIL)	GROUND (1/2 OZ)
3	LAMINATE (4MIL)	SIGNAL (1/2 OZ)
4	PREPREG (3MIL)	SIGNAL (1/2 OZ)
5	LAMINATE (4MIL)	GROUND (1/2 OZ)
6	PREPREG (2MIL)	CUT POWER PLANE(1 OZ)
7	LAMINATE (3MIL)	CUT POWER PLANE(1 OZ)
8	PREPREG (2MIL)	GROUND (1/2 OZ)
9	LAMINATE (4MIL)	SIGNAL (1/2 OZ)
10	PREPREG (3MIL)	SIGNAL (1/2 OZ)
11	LAMINATE (4MIL)	GROUND (1/2 OZ)
12	PREPREG (3MIL)	SIGNAL (1/3 OZ + COPPER PLATING)

BOARD HOLES



GROUND VIAS



BOARD INFORMATION


NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	D	DRAWING NUMBER	051-6443	REV.	03
SCALE	NONE	SHT	4	OF	43








## CPU FREQUENCY CONFIGURATION

APOLLO 7


MULTIPLIER	CORE FREQUENCY (AT BUS FREQUENCY) 167MHZ 133MHZ	CPU_PLL_CFG
(Bus-to-Core)	(MHZ)	4 0123 E ABCD HEX
0.0X	PLL OFF	0 1111 0F
1.0X	PLL BYPASS	0 0011 03
2.0X	333 267	0 0100 04
3.0X	500 400	0 1000 08
4.0X	667 533	0 1010 0A
5.0X	833 667	0 1011 0B
5.5X	917 733	0 1001 09
6.0X	1000 800	0 1101 0D
6.5X	1083 867	0 0101 05
7.0X	1167 933	0 0010 02
7.5X	1250 1000	0 0001 01
8.0X	1333 1067	0 1100 0C
8.5X	1417 1133	0 0110 06
9.0X	1500 1200	1 0111 17
9.5X	1583 1267	0 0111 07
10.0X	1667 1333	1 1010 1A
10.5X	1750 1400	1 1000 18
11.0X	1833 1467	1 1001 19
11.5X	1917 1533	0 0000 00
12.0X	2000 1600	1 1011 1B
12.5X	2083 1667	1 1111 1F
13.0X	2167 1733	1 0101 15
13.5X	2250 1800	0 1110 0E
14.0X	2333 1867	1 1100 1C
15.0X	2500 2000	1 0001 11
16.0X	2667 2133	1 1101 1D
17.0X	2833 2267	1 0000 10
18.0X	3000 2400	1 0010 12
20.0X	3333 2667	1 0011 13
21.0X	3500 2800	1 0100 14
24.0X	4000 3200	1 0110 16
28.0X	4667 3733	1 1110 1E

## CPU PLL CONFIG CIRCUITRY



## CPU CONFIGURATION

## MAXBUS VSEL



DESKTOP HAD PROBLEM USING  
INVERTER TO INVERT HRESET\_L  
NEED TO CHARACTERIZE

## BUSTYPE SELECT



APOLLO ONLY SUPPORTS MAXBUS

SIGNAL	TIED	APPLICATION
CPU_EMODE0_L (PROCESSOR)	HIGH	60X BUS MODE
	CPU_HRESET_L	MAX BUS MODE
CPU_BUS_VSEL (PROCESSOR)	CPU_HRESET_L	2.5V INTERFACE
	LOW	1.8V INTERFACE
	CPU_HRESET_INV	1.5V INTERFACE

## CPU CONFIGURATION

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	CEP	DRAWING NUMBER
--	-----	----------------



APPLE COMPUTER INC.


SIZE	DRAWING NUMBER	REV.
D	051-6443	03
SCALE	SHT	
NONE	7	OF 43












APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6443	03
SCALE	SHT	
NONE	11	43

### DDR SODIMM CONNCS

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART






PCI PULL-UPS




USB2 AND CBUS REQ REMAINS ON +3V\_MAIN BECAUSE THESE CHIPS ARE POWERED IN SLEEP


SERIES RESISTORS FOR BOOTROM CONTROL SIGNALS  
PLACE CLOSE TO INTREPID SIDE



AGP I/O REFERENCE  
(PLACE CLOSE TO INTREPID AGP BALLS)



AGP PULL-UPS/PULL DOWNS



INTREPID AGP/PCI


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6443	03
SCALE	SHT	
NONE	12 OF 43	









USB PORT ASSIGNMENTS


PORT A - RIGHT USB 1




PORT B - UNUSED




PORT C - LEFT USB





PORT D - UNUSED



PORT E - BLUETOOTH



PORT F - MODEM



HWPLL_TESTMUXSEL	SIGNAL NAME
5	MOD_BITCLK_B_H
4	MOD_CLKOUT_B_H
3	MOD_DTO_B_H
2	MOD_SYNC_B_H
1	MOD_DTI_B_H
0	JTG_TDO_H

INT - USB/GPIOS/I2S

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6443	03
SCALE	SHT	
NONE	14	43

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S1104	1	RES,METAL FILM,10 K OHM,5,1/16W,0402,SM	R68	NO_SSCG




Intrepid Power

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6443	03
SCALE	SHT		OF
	NONE		15 43



# Intrepid Decoupling

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

DRAWING NUMBER

REV.

D

051-6443

03


SCALE

NONE


SHT

16

43



PC CARD/CARDBUS CONNECTOR



CARDBUS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6443	03
SCALE	SHT		
	17 43		





IMPORTANT NOTES ON MAP31  
NEED TO RESET GRAPHIC CHIP DURING RESTARTS

MEMORY CORE - 2.5V

AGP 4X I/O - 1.5V

MEMORY I/O - 2.5V

AGP I/O REFERENCE  
(PLACE CLOSE TO NV17M AGP BALLS)

D3HOT VS. D3COLD POWER INTAKE

MAP31 AGP/DDR RAM

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6443	03
SCALE	SHT	
NONE	18	43





## MAP31 PWR/LVDS/TMDS

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


SIZE	DRAWING NUMBER	REV.
D	051-6443	03
SCALE	SHT	19 OF 43
NONE		











PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S1194	1	IC, LMU, P84	U52	CRITICAL	?

LMU

BOOT BANGER E2PROM

SLEEP LED

SPIDEY FLEX

KEYBOARD PULLUPS

LMU PULL-DOWNS


KB LED DRIVER

LMU/BOOTBANGER/SPIDEY

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6443	03
	SCALE	SHT	
	NONE	22	43














**FIREWIRE**


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6443	03
	SCALE	SHT	
	NONE	27	43







PORT POWER SWITCH



ENABLES PORT POWER WHEN MACHINE IS  
RUNNING OR WHEN ASLEEP ON AC

STATE	PMU_POWER_UP_L	POWER_UP	DCDC_EN	AC_IN	LTC4210_ON
SHUTDOWN (AC)	1	0	0	1	OFF
SLEEP (AC)	1	0	1	1	ON
RUN (AC)	0	1	1	1	ON
SHUTDOWN (BATT)	1	0	0	0	OFF
SLEEP (BATT)	1	0	1	0	OFF
RUN (BATT)	0	1	1	0	ON
	2.99V	+3V_PMU	+4_6V_BU	+3V_PMU	

PORT 0  
514S0024  
FIREWIRE B - BILINGUAL



FIREWIRE A  
PORT 1  
514-0057



**FIREWIRE PORTS**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6443	03
SCALE	NONE	SHT	28 43








$$V_{BATT} = CELLS \times (4.096 + (0.4096 \times \frac{V_{VCTL}}{V_{REFIN}}))$$

For 4.15V cells,  $V_{CTL} = 0.123 \text{ REFIN}$   
For 4.20V cells,  $V_{CTL} = 0.245 \text{ REFIN}$

$$I_{CHG} = (0.2048/R_{-62}) \times (\frac{V_{ICTL}}{V_{REFIN}})$$



# 12.8V PBus Supply

# PMU Supply

## 12.8V REGULATOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6443	03
SCALE	SHT		31 43
	NONE		

# 3.3V/5V MAIN SUPPLY




5V START TO TURN ON ~12.5MS AFTER DCDC\_EN\_L  
3V START TO TURN ON ~25MS AFTER DCDC\_EN\_L  
DIODE WILL ENSURE DCDC\_EN\_L IS QUICKLY DISCHARGED DURING SHUT-DOWN  
POWERDOWN DELAY IS AROUND 4MS-15.6MS

DCDC\_EN TRUTH TABLE

PMU_POWER_UP_L	SLEEP	DCDC_EN	DCDC_EN_L	State
0	0	1	0	Run
1 (2.99V)	1	1	0	Sleep
1	0	0	1	Shutdown
+3V_PMU	+3V_PMU	+4_6V_BU	+3V_PMU	VOLTAGE

SLEEP LEVEL SHIFTER (3V -> 5V)



THERE'S NO 10UF INPUT CAP  
BECAUSE Q21 IS PLACED AT  
OUTPUT OF +3V\_MAIN SWITCHER

+3V\_SLEEP LOADS

- CPU PLL Config Control
- INTREPID - IIC AND PCI PULL-UPS
- MAP31 - 3V RAIL (IF USING D3COLD)
- GRAPHIC CHIP SPREAD SPECTRUM CHIP
- LVDS DDC PULL-UPS
- DVI LEVEL SHIFTERS & PULL-UPS & HPD
- SOUND BOARD
- BOOT RANGER
- HARD DRIVE (IF USING 3V LOGIC)
- WIRELESS (IF POWERING OFF IN SLEEP)
- PMU - IIC Pull-ups
- PCI PULL-UPS

## 3.3V/5V REGULATOR

### NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6443	03
SCALE	SHT	
NONE	32 43	






1.5V/2.5V SWITCHER



1.8V SWITCHER



1.5V/1.8V/2.5V SUPPLIES

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

























































































III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6443	03
	SCALE	SHT	
	NONE	34	43







8					7					6					5					4					3					2					1																								
POWER NET CONSTRAINTS																														SIGNAL CONSTRAINTS - PAGE 3																													
GROUP					SIG_NAME					VOLTAGE					MIN_LINE_WIDTH					MIN_NECK_WIDTH					GROUP					SIG_NAME					VOLTAGE					MIN_LINE_WIDTH					MIN_NECK_WIDTH														
D	MAIN/SLEEP		+24V_PBUS		VOLTAGE=24V		MIN_LINE_WIDTH=25		MIN_NECK_WIDTH=10		38	CPU		CPU_VCORE_SLEEP		VOLTAGE=1.4V		MIN_LINE_WIDTH=25		MIN_NECK_WIDTH=10		5 33 38	L3 CACHE		CPU_AVDD		VOLTAGE=1.4V		MIN_LINE_WIDTH=25		MIN_NECK_WIDTH=10		5	LTC1625 14V SWITCHER		1625_VIN		VOLTAGE=24V		MIN_LINE_WIDTH=10		MIN_NECK_WIDTH=10		31															
			+BATT		VOLTAGE=12.6V		MIN_LINE_WIDTH=25		MIN_NECK_WIDTH=10					MAXBUS_SLEEP		VOLTAGE=1.8V		MIN_LINE_WIDTH=25		MIN_NECK_WIDTH=10		5 7 8 15 16 22 33			1625_VSM		VOLTAGE=12.8V		MIN_LINE_WIDTH=25		MIN_NECK_WIDTH=10		31																										
			+PBUS		VOLTAGE=12.8V		MIN_LINE_WIDTH=25		MIN_NECK_WIDTH=10		38			L3_VREF		VOLTAGE=0.75V		MIN_LINE_WIDTH=10							1625_EXTVCC		VOLTAGE=5V		MIN_LINE_WIDTH=10				31																										
			+5V_MAIN		VOLTAGE=5V		MIN_LINE_WIDTH=25		MIN_NECK_WIDTH=10					L3_CLK_REF		VOLTAGE=0.75V		MIN_LINE_WIDTH=10							1625_INTVCC		VOLTAGE=5V		MIN_LINE_WIDTH=10				31																										
			+5V_SLEEP		VOLTAGE=5V		MIN_LINE_WIDTH=25		MIN_NECK_WIDTH=10					L3_OVDD		VOLTAGE=1.5V		MIN_LINE_WIDTH=20		MIN_NECK_WIDTH=10					1625_SGND		VOLTAGE=0V		MIN_LINE_WIDTH=10				31																										
			+3V_MAIN		VOLTAGE=3.3V		MIN_LINE_WIDTH=25		MIN_NECK_WIDTH=10					DDR_VREF		VOLTAGE=1.25V		MIN_LINE_WIDTH=10							1V20_REF		VOLTAGE=1.2V		MIN_LINE_WIDTH=15		MIN_NECK_WIDTH=10		30 31																										
			+3V_SLEEP		VOLTAGE=3.3V		MIN_LINE_WIDTH=25		MIN_NECK_WIDTH=6					L3_VREF		VOLTAGE=0.75V		MIN_LINE_WIDTH=10							3707_INTVCC		VOLTAGE=5V		MIN_LINE_WIDTH=10		MIN_NECK_WIDTH=10		32																										
			+3V_PMU		VOLTAGE=3.3V		MIN_LINE_WIDTH=25		MIN_NECK_WIDTH=10		38			L3_OVDD		VOLTAGE=1.5V		MIN_LINE_WIDTH=20		MIN_NECK_WIDTH=10					5V_SW		VOLTAGE=5V		MIN_LINE_WIDTH=25		MIN_NECK_WIDTH=10		32																										
			+2.5V_MAIN		VOLTAGE=2.5V		MIN_LINE_WIDTH=25		MIN_NECK_WIDTH=10					DDR_VREF		VOLTAGE=1.25V		MIN_LINE_WIDTH=10							5V_RSNS		VOLTAGE=5V		MIN_LINE_WIDTH=25		MIN_NECK_WIDTH=10		32																										
			+2.5V_SLEEP		VOLTAGE=2.5V		MIN_LINE_WIDTH=25		MIN_NECK_WIDTH=10					L3_VREF		VOLTAGE=0.75V		MIN_LINE_WIDTH=10							3V_SW		VOLTAGE=3.3V		MIN_LINE_WIDTH=25		MIN_NECK_WIDTH=10		32																										
			+1.8V_MAIN		VOLTAGE=1.8V		MIN_LINE_WIDTH=25		MIN_NECK_WIDTH=6		38			L3_OVDD		VOLTAGE=1.5V		MIN_LINE_WIDTH=20		MIN_NECK_WIDTH=10					3V_RSNS		VOLTAGE=3.3V		MIN_LINE_WIDTH=25		MIN_NECK_WIDTH=10		32																										
			+1.8V_SLEEP		VOLTAGE=1.8V		MIN_LINE_WIDTH=25		MIN_NECK_WIDTH=10					INTREPID		VOLTAGE=3.5V		MIN_LINE_WIDTH=25		MIN_NECK_WIDTH=10		9 10 15 16			3707_SGND		VOLTAGE=0V		MIN_LINE_WIDTH=10				32																										
			+1.5V_MAIN		VOLTAGE=1.5V		MIN_LINE_WIDTH=25		MIN_NECK_WIDTH=10					PLLS		VOLTAGE=1.5V		MIN_LINE_WIDTH=15		MIN_NECK_WIDTH=6		14			MAX1715		VOLTAGE=2.5V		MIN_LINE_WIDTH=50		MIN_NECK_WIDTH=10		34																										
			+1.5V_SLEEP		VOLTAGE=1.5V		MIN_LINE_WIDTH=25		MIN_NECK_WIDTH=10					PLLS		VOLTAGE=1.5V		MIN_LINE_WIDTH=15		MIN_NECK_WIDTH=6		14			2.5V_BST		VOLTAGE=5V		MIN_LINE_WIDTH=15		MIN_NECK_WIDTH=10		34																										
			+1.5V_LDO		VOLTAGE=1.5V		MIN_LINE_WIDTH=25		MIN_NECK_WIDTH=10		18 34			PLLS		VOLTAGE=1.5V		MIN_LINE_WIDTH=15		MIN_NECK_WIDTH=6		14			2.5V_BOOST		VOLTAGE=5V		MIN_LINE_WIDTH=15		MIN_NECK_WIDTH=10		34																										
		C	ADAPTER		+ADAPTER		VOLTAGE=24V		MIN_LINE_WIDTH=50		MIN_NECK_WIDTH=10			30 31		INTREPID		VOLTAGE=1.5V		MIN_LINE_WIDTH=15		MIN_NECK_WIDTH=6			12		2.5V_DH		VOLTAGE=1.5V		MIN_LINE_WIDTH=20		MIN_NECK_WIDTH=10			34																							
	+ADAPTER_SW				VOLTAGE=24V		MIN_LINE_WIDTH=50		MIN_NECK_WIDTH=10		30		PLLS		VOLTAGE=1.5V		MIN_LINE_WIDTH=15		MIN_NECK_WIDTH=6		12		2.5V_DL		VOLTAGE=2.5V		MIN_LINE_WIDTH=20		MIN_NECK_WIDTH=10		34																												
	+ADAPTER_SENSE				VOLTAGE=24V		MIN_LINE_WIDTH=50		MIN_NECK_WIDTH=10		30		PLLS		VOLTAGE=1.5V		MIN_LINE_WIDTH=15		MIN_NECK_WIDTH=6		12		2.5V_DL		VOLTAGE=2.5V		MIN_LINE_WIDTH=20		MIN_NECK_WIDTH=10		34																												
	BATT_POS				VOLTAGE=16.8V		MIN_LINE_WIDTH=25		MIN_NECK_WIDTH=10		30 38		REFERENCE		VOLTAGE=1.25V		MIN_LINE_WIDTH=10				9		1.5V_FB		VOLTAGE=1.5V		MIN_LINE_WIDTH=8				34																												
	BATT_NEG				VOLTAGE=0V		MIN_LINE_WIDTH=25		MIN_NECK_WIDTH=10		30 38		REFERENCE		VOLTAGE=1.25V		MIN_LINE_WIDTH=10				12		1.5V_LX		VOLTAGE=1.5V		MIN_LINE_WIDTH=50		MIN_NECK_WIDTH=10		34																												
	1772_DCIN				VOLTAGE=24V		MIN_LINE_WIDTH=10				30		REFERENCE		VOLTAGE=0V		MIN_LINE_WIDTH=10				9		1.5V_BST		VOLTAGE=5V		MIN_LINE_WIDTH=15		MIN_NECK_WIDTH=10		34																												
	1772_LX				VOLTAGE=12.6V		MIN_LINE_WIDTH=25		MIN_NECK_WIDTH=10		30		REFERENCE		VOLTAGE=0V		MIN_LINE_WIDTH=10				13		1.5V_BOOST		VOLTAGE=5V		MIN_LINE_WIDTH=15		MIN_NECK_WIDTH=10		34																												
	BATT_14V_FUSE				VOLTAGE=12.6V		MIN_LINE_WIDTH=25		MIN_NECK_WIDTH=10		30		REFERENCE		VOLTAGE=0V		MIN_LINE_WIDTH=10				13		1.5V_DH		VOLTAGE=1.5V		MIN_LINE_WIDTH=20		MIN_NECK_WIDTH=10		34																												
	BATT_24V_FUSE				VOLTAGE=12.6V		MIN_LINE_WIDTH=25		MIN_NECK_WIDTH=10		30		REFERENCE		VOLTAGE=0V		MIN_LINE_WIDTH=10				13		1.5V_DL		VOLTAGE=1.5V		MIN_LINE_WIDTH=20		MIN_NECK_WIDTH=10		34																												
	BATT_RSNS				VOLTAGE=12.6V		MIN_LINE_WIDTH=25		MIN_NECK_WIDTH=10		30		REFERENCE		VOLTAGE=0V		MIN_LINE_WIDTH=10				13		1.5V_ILIM		VOLTAGE=1.5V		MIN_LINE_WIDTH=8				34																												
	BATT_VSNS				VOLTAGE=12.6V		MIN_LINE_WIDTH=10		MIN_NECK_WIDTH=10		30		REFERENCE		VOLTAGE=0V		MIN_LINE_WIDTH=10				13		2.5V_ILIM		VOLTAGE=5V		MIN_LINE_WIDTH=15		MIN_NECK_WIDTH=10		34																												
	1772_LDO				VOLTAGE=5.4V		MIN_LINE_WIDTH=10				30		REFERENCE		VOLTAGE=0V		MIN_LINE_WIDTH=10				13		MAX1715_SKIP									34																											
	1772_DIOV				VOLTAGE=5.4V		MIN_LINE_WIDTH=10				30		REFERENCE		VOLTAGE=0V		MIN_LINE_WIDTH=10				13		MAX1715_REF		VOLTAGE=2.0V		MIN_LINE_WIDTH=8					34																											
	1772_GND				VOLTAGE=0V		MIN_LINE_WIDTH=10				30		REFERENCE		VOLTAGE=0V		MIN_LINE_WIDTH=10				13		MAX1715_VCC		VOLTAGE=5V		MIN_LINE_WIDTH=20																																

FUNCTIONAL TEST POINTS

D

C

B

A

D

C

B

A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6443	03
SCALE	SHT	
NONE	38	43

8		7		6		5		4		3		2		1	
REVISION HISTORY															
REV 0.01 - 03/06/2003															
3/3															
1) Initial check-in of Enterprise schematic after conversion to Concept 14.2															
3/10															
2) added 8 new 10uF vcore caps															
3) added jumpers at 1.5V, 1.8V, 2.5V, 3.3V, 5V, and PBUS supply outputs															
4) added 8 more 0.1uF vcore byapass caps															
3/11															
5) removed dedicated boot banger circuit (U5400,U5200,RP46,U9,U1000)															
6) updated firewire to phy to rev A prt number															
7) changed cpu PLL config to 1083/833															
8) changed reset to U56 (clock slewing chip) to MAIN_RESET_L															
9) changed C550 to 138S0536 to limit AVL															
10) changed Vcore stuffing options to 1.4V/1.025V using analog mux to support slewing															
11) changed stuffing to set Vcore offset to 0mV by default															
12) changed comments to eliminate references to L3 in power supply section															
3/18															
13) changed stuffing options for GPU PCI ID to 0x319															
14) changed R164 (DAC1RSET) to 107 ohm pulldown															
15) added 10K pulldown to U43 pin A21															
16) changed fan controller to ADT7460															
3/19															
17) added pads for 0.1uF cap from +Adapter to digital gnd for EMC															
18) added pads for 0 ohm between chassis and digital gnd near ENET connector for EMC															
19) corrected path to correct for last checkin															
20) removed BOM table for MAP31															
21) REMOVED ALL RELATIVE_PROPAGATION_DELAY AND PROPAGATION_DELAY PROPERTIES TO PREREPARE FOR CONSTRAINT BACK ANNOTATION															
23) ***BOARD RENUMBERED***															
22) changed CHGND on R616 to CHGND1															

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER		REV.
D	051-6443	03	
SCALE	SHT		
NONE	39	43	

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART







[illegible]

