

PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN
1/2 OZ CU THICKNESS: 0.7 MILS
1.0 OZ CU THICKNESS: 1.4 MILS

IMPEDANCE : 50 OHMS +/- 10%
DIELECTRIC: FR-4
LAYER COUNT: 12
SIGNAL TRACE WIDTH: 4 MILS
SIGNAL TRACE SPACING: 4 MILS
PREPREG THICKNESS: 2-3 MILS

SEE PCB CAD FILES FOR MORE SPECIFIC INFO.


BOARD STACK-UP AND CONSTRUCTION

20R10 TH VIA OR VIA IN PAD

1		SIGNAL (1/3 OZ + COPPER PLATING)
2	PREPREG (3MIL)	GROUND (1/2 OZ)
3	LAMINATE (4MIL)	SIGNAL (1/2 OZ)
4	PREPREG (3MIL)	SIGNAL (1/2 OZ)
5	LAMINATE (4MIL)	GROUND (1/2 OZ)
6	PREPREG (2MIL)	CUT POWER PLANE(1 OZ)
7	LAMINATE (3MIL)	CUT POWER PLANE(1 OZ)
8	PREPREG (2MIL)	GROUND (1/2 OZ)
9	LAMINATE (4MIL)	SIGNAL (1/2 OZ)
10	PREPREG (3MIL)	SIGNAL (1/2 OZ)
11	LAMINATE (4MIL)	GROUND (1/2 OZ)
12	PREPREG (3MIL)	SIGNAL (1/3 OZ + COPPER PLATING)


BOARD HOLES

ASICS HEATSINK MOUNTS




CHASSIS MOUNTS


I/O AREA




INVERTER




SPEAKER CLIPS



CONDUCTIVE MOUNTS



GROUND VIAS



BOARD INFORMATION


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6469	F
SCALE	SHT	OF
NONE	4	44



D

C

B


A


D

C

B

A





L3 REFERENCE VOLTAGE

L3 CACHE

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6469	F
SCALE	SHT		OF
	8		44







STANDARD
SLOT "A"
FACTORY SLOT

REVERSED
SLOT "B"
CUSTOMER SLOT

DDR VREF
ONE 0.1UF PER SLOT



FOR RETURN CURRENT



DDR SODIMM CONNS


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.


SIZE	D	DRAWING NUMBER	051-6469	REV.	F
SCALE	NONE	SHT	12	OF	44






USB PORT ASSIGNMENTS


PORT A - RIGHT USB 1




PORT B - UNUSED




PORT C - LEFT USB





PORT D - UNUSED



PORT E - BLUETOOTH



PORT F - MODEM



HWPLL TESTMUSEL	SIGNAL NAME
5	MOD_BITCLK_B_H
4	MOD_CLKOUT_B_H
3	MOD_DTO_B_H
2	MOD_SYNC_B_H
1	MOD_DTI_B_H
0	JTG_TDO_H



INT - USB/GPIOS/I2S

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	D	DRAWING NUMBER	051-6469	REV.	F
SCALE	NONE	SHT	15	OF	44

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S1104	1	RES,METAL FILM,10 K OHM,5,1/16W,0402,SM	R68	NO_SSCG



Intrepid Power

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6469	F
SCALE	SHT		OF
	16		44



Intrepid Decoupling


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6469	F
	SCALE	SHT OF	
	NONE	17 44	





GPU Vcore SUPPLY

2.8V IFF PLL SUPPLY

TMSD TERMINATION

TERMINATION NETWORK SHOULD BE CONNECTED AS SHOWN
CMF LINE SHOULD BE ROUTED AS 4ML SURFACE
TRACE SO THAT IT MAY BE CUT BETWEEN CAPS


MAP17 PWR/LVDS/TMSD

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6469	F
SCALE	SHT	OF
NONE	20	44



3.3V IO SUPPLY

U43
MAP31-64MB
BGA
(2 OF 5)
OMIT

MAP17 BOOT STRAPS

MAP TMD5

MAP17 ANALOG DAC/BOOT STRAPS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


SIZE	DRAWING NUMBER	REV.
D	051-6469	F
SCALE	SHT	OF
NONE	21	44




APPLE COMPUTER INC.

THERE'S 20K (10K/10K) RESISTOR
DIVIDER ON CHIP - SO M IS TO FLOAT THE LINES
S0=1;S1=M => -1.5% DOWN-SPREAD







SOUND BOARD (TUBA)

AUDIO - SNAPPER
SND - INTREPID

MODEM

FAN INTERFACE

SERIAL DEBUG INTERFACE

DEBUG POWER BUTTON

DEBUG JUMPERS

FAN CONTROLLER

FAN/MODEM/ SOUND/ SLEEP LED/DEBUG


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	D	DRAWING NUMBER	051-6469	REV.	F
SCALE	NONE	SHT	25	OF	44



USB 2.0

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-6469 REV. F

SCALE NONE SHT 26 OF 44



Ethernet routing priority:
1. Decoupling caps
2. TX SERIES TERMINATION - LOCATE NEAR LINK
3. RX SERIES TERMINATION - LOCATE NEAR PHY

All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible

Must maintain 50-ohms trace impedance on all MDI pairs and all RJ45 pairs

Sandwich each RJ54 pair between chassis grounds

PLACE ALL SERIES RES CLOSE TO PHY

$$V_{OUT} = 0.8V * (1 + R2EQV/R1)$$
$$R2EQV = R2A || R2B$$

PLACE CAPS (IN ORDER) ON PINS 1, 6, 10/15, 57/62, 67/71, 85

PLACE CAPS (IN ORDER) ON PINS 5, 21/26, 48/52, 66/72, 88, 96

PLACE CAPS (IN ORDER) ON PINS 32/35, 36/40, 45 & 78

PLACE CAPS AT TRANSFORMER PINS 1, 4, 7 & 10

PLACES PHY IN "COMA" MODE WHEN ASLEEP ON BATTERY (SAVES POWER)

PLACE RESISTORS CLOSE TO PHY

CONFIG DEFINITIONS	
PIN	BIT[2:0]
VDDO	111
LED_LINK10	110
LED_LINK100	101
LED_LINK1000	100
LED_DUPLEX	011
LED_RX	010
LED_TX	001
VSS	000

CONFIG INPUTS			
PIN	BIT[2]	BIT[1]	BIT[0]
CONFIG<0>	PHYADR[2]	PHYADR[1]	PHYADR[0]
CONFIG<1>	ENA_PAUSE	PHYADR[4]	PHYADR[3]
CONFIG<2>	ANEG[3]	ANEG[2]	ANEG[1]
CONFIG<3>	ANEG[0]	ENA_XC	DIS_125
CONFIG<4>	MODE[2]	MODE[1]	MODE[0]
CONFIG<5>	DIS_FC	DIS_SLEEP	MODE[3]
CONFIG<6>	SEL_BDT	INT_POL	75/50 OHM

MARVELL 88E1111

10/100/1000 ETHERNET

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE D	DRAWING NUMBER 051-6469	REV. F
SCALE NONE	SHT 27 OF 44	

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0703	197S0603		Y3	



FIREWIRE

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6469	F
SCALE		SHT	28 OF 44
NONE			



ENABLES PORT POWER WHEN MACHINE IS RUNNING OR WHEN ASLEEP ON AC

STATE	PMU_POWER_UP_L	POWER_UP	DCDC_EN	AC_IN	Q7_ON_OFF
SHUTDOWN (AC)	1	0	0	1	OFF
SLEEP (AC)	1	0	1	1	ON
RUN (AC)	0	1	1	1	ON
SHUTDOWN (BATT)	1	0	0	0	OFF
SLEEP (BATT)	1	0	1	0	OFF
RUN (BATT)	0	1	1	0	ON
	2.99V	+3V_PMU	+4_6V_BU	+3V_PMU	

FIREWIRE PORTS


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



UNDERVOLTAGE RESET CIRCUIT



PMU KEYBOARD RESET CIRCUIT



Q11 ADAPTER DETECTION SCHEME

CASE	ADAPTER	PIN VOLT	ID VOLT RANGE	SYSTEM STATUS
1	Q11 (65W)	2.007V-2.066V	1.65V-2.31V	RECOGNIZES AS Q11 FULL FUNCTIONS
2	A29 (45W)	2.558V-2.661V	2.31V-2.97V	RECOGNIZES AS A29 LIMITED FUNCTIONS
3	AIRLINE	0.589V-0.663V	0.33V-0.99V	FULL FUNCTIONS NO BATTERY CHARGING
4	HOOOPER	3.19V-3.28V	2.97V-3.30V	RECOGNIZES AS HOOOPER LIMITED FUNCTIONS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1008	1	IC, PMU, V81B	U39	


CPU_VCORE_HI_OC/PMU_AP should have a pulldown for coming out of reset. M8B will have a pull-up to +3V_MAIN or +3V_SLEEP, which will act as our pulldown since both are off during PMU reset.

P00_D0	P50_WRL_WR	44	CPU_VCORE_HI_OC	7	34
P01_D1	P51_WRL_BHE	43	INT RESET L	10	14 30
P02_D2	P52_RD	42	MAIN RESET L	18	19 21 24 26 30 39
P03_D3	P53_BCLK	41	NC		
P04_D4	P54_HLDA	40	PMU INT NMI	15	
P05_D5	P55_HOLD	39	PMU EPM	30	
P06_D6	P56_ALE	38	INT PU RESET L	14	25 30
P07_D7	P57_RDY_CLKOUT	37	PMU CPU HRESET L	23	
P10_D8	P60_CTS0_RTS0	36	PMU ACK L	15	
P11_D9	P61_CLK0	35	PMU CLK	15	
P12_D10	P62_RXD0	34	PMU FROM INT	15	
P13_D11	P63_TXD0	33	PMU TO INT	15	
P14_D12	P64_CTS1_RTS1_CTS0_CLKS1	32	PMU REQ L	15	
P15_D13_INT3	P65_CLK1	31	PMU LID CLOSED L	21	30
P16_D14_INT4	P66_RXD1	30	PMU RESET BUTTON L	25	30
P17_D15_INT5	P67_TXD1	29	PMU NMI BUTTON L	25	30
P20_A0_D0	P70_TXD2_SDA_TA0OUT	28	TPAD_RXD	23	30
P21_A1_D1_D0	P71_RXD2_SCL_TA0IN_TB5IN	27	TPAD_TXD	23	30
P22_A2_D2_D1	P72_CLK2_TA1OUT_V	26	SYSTEM_CLK_EN	15	
P23_A3_D3_D2	P73_CTS2_RTS2_TA1IN_V	25	CPU_CLK_EN	9	
P24_A4_D4_D3	P74_TA2OUT_W	24	PMU_CHRG_BATT_0	31	
P25_A5_D5_D4	P75_TA2IN_W	23			
P26_A6_D6_D5	P76_TA3OUT	22	NC (CHARGE_1)		
P27_A7_D7_D6	P77_TA3IN	21	NC		
P30_A8_D7	P80_TA4OUT_U	20	PMU_SLEEP_LED_L	23	
P31_A9	P81_TA4IN_U	19	CPU_SMI_L	5	
P32_A10	P82_INT0	18	POWER_VALID	30	
P33_A11	P83_INT1	17	PMU_PME_L	15	26 30
P34_A12	P84_INT2	16	INT_PEND_PROC_INT	15	
P35_A13	P85_NMI	15	PMU_NMI_L	30	
P36_A14	P86_XCOUT	9			
P37_A15	P87_XCIN	8			
P40_A16	P90_TB0IN_CLK3	5	PMU_BATT0_DET_L	30	
P41_A17	P91_TB1IN_SIN3	4	PMU_BATT1_DET_L_PU	30	
P42_A18	P92_TB2IN_SOUT3	3	NC		
P43_A19	P93_DA0_TB3IN	2	NC		
P44_CS0	P94_DA1_TB4IN	1	INT_PROC_SLEEP_REQ_L	15	
P45_CS1	P95_ANEX0_CLK4	100	PMU_POWERUP_OK	30	
P46_CS2	P96_ANEX1_SOUT4	99	NC		
P47_CS3	P97_ADTRG_SIN4	98	PMU_OOPS	30	
	P100_AN0	95	THERM_L_OC	25	30
	P101_AN1	93	PMU_AC_IN		
	P102_AN2	92	PMU_AC_DET	30	
	P103_AN3	91	NC		
	P104_AN4_KI0	90	PMU_I2C_CLK	30	
	P105_AN5_KI1	89	PMU_I2C_DATA	30	
	P106_AN6_KI2	88	PMU_SMB_CLK	30	31
	P107_AN7_KI3	87	PMU_SMB_DATA	30	31

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0704	197S0604		Y5	Alt crystal size

Y6'S LOAD CAPACITANCE IS 12.5PF

A29 DETECT CIRCUIT



PMU


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



BACKUP BATTERY / USB CONNECTOR


PMU SUPPLY

12.8V REGULATOR


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	DRAWING NUMBER		REV.
	D	051-6469	
SHT		32	44



3.3V/5V MAIN SUPPLY




5V START TO TURN ON ~12.5MS AFTER DCDC_EN_L
3V START TO TURN ON ~25MS AFTER DCDC_EN_L
DIODE WILL ENSURE DCDC_EN_L IS QUICKLY DISCHARGED DURING SHUT-DOWN
POWERDOWN DELAY IS AROUND 4MS-15.6MS

THERE'S NO 10UF INPUT CAP
BECAUSE Q21 IS PLACED AT
OUTPUT OF +3V_MAIN SWITCHER

DCDC_EN TRUTH TABLE				
PMU_POWER_UP_L	SLEEP	DCDC_EN	DCDC_EN_L	State
0	0	1	0	Run
1 (2.99V)	1	1	0	Sleep
1	0	0	1	Shutdown
+3V_PMU	+3V_PMU	+4.6V_BU	+3V_PMU	VOLTAGE

SLEEP LEVEL SHIFTER (3V -> 5V)



+3V_SLEEP LOADS

- 1) CPU PLL Config Control
- 2) INTERPID - IIC AND PCI PULL-UPS
- 3) MAPI7 - 3V RAIL (IF USING D3COLD)
- 4) GRAPHIC CHIP SPREAD SPECTRUM CHIP
- 5) LVDS DDC PULL-UPS
- 6) DVI LEVEL SHIFTERS & PULL-UPS & HPD
- 7) SOUND BOARD
- 8) BOOT BANNER
- 9) HARD DRIVE (IF USING 3V LOGIC)
- 10) WIRELESS (IF POWERING OFF IN SLEEP)
- 11) PMU - IIC Pull-ups
- 12) PCI PULL-UPS

+5V_SLEEP LOADS


- 1) OPTICAL DRIVE
- 2) DVI
- 3) TRACKPAD
- 4) FANS
- 5) FIREWIRE PHY

3.3V/5V REGULATOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6469	F
SCALE	SHT		33 44
	NONE		



VCORE POWER SEQUENCING

CPU core follows CPU I/O voltage (approx. 7ms delay)

NEW 1.35V->1.30V 1GHZ@1.32V->667MHZ@1.145V

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
126S0036	7	CAP,AL CAP,AL,POLY,8.2UF,20.16V,V CASE,SMD	C412 C414,C415,C416,C417,C419 C420	CRITICAL	

OUTPUT VOLTAGE

V _{DAC}		D3	D2	D1	D0
D4=0	D4=1				
2.00	1.275	0	0	0	0
1.95	1.250	0	0	0	1
1.90	1.225	0	0	1	0
1.85	1.200	0	0	1	1
1.80	1.175	0	1	0	0
1.75	1.150	0	1	0	1
1.70	1.125	0	1	1	0
1.65	1.100	0	1	1	1
1.60	1.075	1	0	0	0
1.55	1.050	1	0	0	1
1.50	1.025	1	0	1	0
1.45	1.000	1	0	1	1
1.40	0.975	1	1	0	0
1.35	0.950	1	1	0	1
1.30	0.925	1	1	1	0
NO CPU	NO CPU	1	1	1	1

FOR V-STEP:

D<4..0>	A/B ₊ =	
	Hi/Fast	Lo/Slow
<= 1K PU	1	0
>= 100K PU	1	1
>= 100K PD	0	1
<= 1K PD	0	0

When A/B₊ is high (fast): D4-D0 read as-is
When A/B₊ is low (slow): <=1K-ohm -> 0
>=100K-ohm -> 1

If all pull-ups are >=100K and all pull-downs are <=1K, V_A = V_B.

GROUND SENSE VOLTAGE DIVIDER

This allows for an offset to the ground sense to adjust the output voltage.
VREF = 2.0V, HENCE VOFFSET = 2.0V * (R1/(R1+R2)) AND VCORE = VDAC + VOFFSET.

PART #	QTY	DEVICE	PACKAGE	DESCRIPTION	VALUE	VOLT.	WATT.	TOL.	REFERENCE DESIGNATOR(S)	BOM OPTION
116S1000	1	RES	0402	RES,MTL FILM,1/16W,0 OHM,5%,0402,SMD	0		1/16W	5%	R306	VCORE_NO_OFFSET

NOTE: R310 (R2) NO STUFFED FOR NO OFFSET CASE

FMAX CONNECTOR

VCORE SUPPLY

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6469	F
SCALE	SHT	OF
NONE	34	44

8										7										6										5										4										3										2										1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										DIGITAL SIGNALS										CLOCK LINE									

8					7					6					5					4					3					2					1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
POWER NET CONSTRAINTS																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
GROUP					SIG_NAME					VOLTAGE					MIN_LINE_WIDTH					MIN_NECK_WIDTH					GROUP					SIG_NAME					VOLTAGE					MIN_LINE_WIDTH					MIN_NECK_WIDTH																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																												
D	MAIN/SLEEP	+24V_PBUS					VOLTAGE=24V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10					CPU	CPU_VCORE_SLEEP					VOLTAGE=1.4V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10					L3 CACHE	L3_VREF					VOLTAGE=0.75V					MIN_LINE_WIDTH=10										DDR RAM	DDR_VREF					VOLTAGE=1.25V					MIN_LINE_WIDTH=10										INTREPID PLLS	+2.5V_INTREPID					VOLTAGE=2.5V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10					REFERENCE	INT_MEM_VREF					VOLTAGE=1.25V					MIN_LINE_WIDTH=10										CARDBUS	+VCC_CBUS_SW					VOLTAGE=3.3V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10					NVIDIA NV17MAP	GPU_VCORE					VOLTAGE=1.2V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10					FW	+3V_FW_ESD_ILIM					VOLTAGE=3.3V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10					SILICON IMAGE 88E1111	+3V_SI_PLVCC					VOLTAGE=3.3V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=8					LTC1625 14V SWITCHER	1625_VIN					VOLTAGE=24V					MIN_LINE_WIDTH=10					MIN_NECK_WIDTH=10					LTC3707 5V SWITCHER	3707_INTVCC					VOLTAGE=5V					MIN_LINE_WIDTH=10					MIN_NECK_WIDTH=10					3V SWITCHER	3V_SW					VOLTAGE=3.3V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10					MAX1715 2.5V SWITCHER	2.5V_LX					VOLTAGE=2.5V					MIN_LINE_WIDTH=50					MIN_NECK_WIDTH=10					1.5V SWITCHER	1.5V_FB					VOLTAGE=1.5V					MIN_LINE_WIDTH=8										CONTROL	1.5V_ILIM					VOLTAGE=1.5V					MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10					MAX1717	VCORE_VCC					VOLTAGE=5V					MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10					LTC1778	1778_VIN					VOLTAGE=14V					MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10					LTC3411	LTC3411_VCC					VOLTAGE=3.3V					MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10					LTC1962 INT PLLS	LTC1962_INT_VIN										MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
		+BATT					VOLTAGE=12.6V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10						CPU_AVDD					VOLTAGE=1.4V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10						L3_CLK_REF					VOLTAGE=0.75V					MIN_LINE_WIDTH=10											L3_OVDD					VOLTAGE=1.5V					MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10											DDR_VREF					VOLTAGE=1.25V					MIN_LINE_WIDTH=10											+3V_INTREPID_PHL1					VOLTAGE=1.5V					MIN_LINE_WIDTH=15						MIN_NECK_WIDTH=6										+3V_INTREPID_PHL2					VOLTAGE=1.5V						MIN_LINE_WIDTH=15					MIN_NECK_WIDTH=6										+3V_INTREPID_PHL3						VOLTAGE=1.5V					MIN_LINE_WIDTH=15					MIN_NECK_WIDTH=6											+3V_INTREPID_PHL4					VOLTAGE=1.5V					MIN_LINE_WIDTH=15					MIN_NECK_WIDTH=6											+3V_INTREPID_PHL5					VOLTAGE=1.5V					MIN_LINE_WIDTH=15						MIN_NECK_WIDTH=6										+3V_INTREPID_PHL6					VOLTAGE=1.5V						MIN_LINE_WIDTH=15					MIN_NECK_WIDTH=6										+3V_INTREPID_PHL7						VOLTAGE=1.5V					MIN_LINE_WIDTH=15					MIN_NECK_WIDTH=6											+3V_INTREPID_PHL8					VOLTAGE=1.5V					MIN_LINE_WIDTH=15					MIN_NECK_WIDTH=6											+VPP_CBUS_SW					VOLTAGE=5V					MIN_LINE_WIDTH=25						MIN_NECK_WIDTH=10					+2.5V_GPU_FB					VOLTAGE=2.5V					MIN_LINE_WIDTH=25						MIN_NECK_WIDTH=10					+3V_GPU					VOLTAGE=3.3V					MIN_LINE_WIDTH=25						MIN_NECK_WIDTH=10					+3V_GPU_PVO					VOLTAGE=3.3V					MIN_LINE_WIDTH=15						MIN_NECK_WIDTH=8					+1.5V_AGP					VOLTAGE=1.5V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10					+3V_DAC1VDD					VOLTAGE=3.3V					MIN_LINE_WIDTH=15					MIN_NECK_WIDTH=10					+3V_DAC2VDD					VOLTAGE=3.3V					MIN_LINE_WIDTH=15					MIN_NECK_WIDTH=10					+3V_GPU_AVDD1					VOLTAGE=3.3V					MIN_LINE_WIDTH=15					MIN_NECK_WIDTH=10					+3V_GPU_AVDD0					VOLTAGE=3.3V					MIN_LINE_WIDTH=15					MIN_NECK_WIDTH=10					+3V_GPU_PLVDD					VOLTAGE=3.3V					MIN_LINE_WIDTH=15					MIN_NECK_WIDTH=10					+3V_GPU_SS					VOLTAGE=3.3V					MIN_LINE_WIDTH=10					MIN_NECK_WIDTH=10					+2.8V_IFF_PHLVDD					VOLTAGE=2.8V					MIN_LINE_WIDTH=10					MIN_NECK_WIDTH=10					GPU_AGP_VREF					VOLTAGE=0.75V					MIN_LINE_WIDTH=10										GPU_FB_VREF					VOLTAGE=1.25V					MIN_LINE_WIDTH=10										+3V_SI_PLVCC					VOLTAGE=3.3V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=8					+3V_SI_AVCC					VOLTAGE=3.3V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=8					+3V_SI_VCC					VOLTAGE=3.3V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=8					+2.5V_MARVELL					VOLTAGE=2.5V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10					+2.5V_MARVELL_AVDD					VOLTAGE=2.5V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=8					+1.0V_MARVELL					VOLTAGE=1.0V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=8					LTC3405_SW					VOLTAGE=1.0V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=8					1625_VSW					VOLTAGE=12.8V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10					1625_EXTVCC					VOLTAGE=5V					MIN_LINE_WIDTH=10					MIN_NECK_WIDTH=10					1625_INTVCC					VOLTAGE=5V					MIN_LINE_WIDTH=10					MIN_NECK_WIDTH=10					1625_SGND					VOLTAGE=0V					MIN_LINE_WIDTH=10					MIN_NECK_WIDTH=10					3707_SNS					VOLTAGE=5V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10					3707_SGND					VOLTAGE=0V					MIN_LINE_WIDTH=10					MIN_NECK_WIDTH=10					3V_SW					VOLTAGE=3.3V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10					3V_RSN					VOLTAGE=5V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10					2.5V_LST					VOLTAGE=2.5V					MIN_LINE_WIDTH=15					MIN_NECK_WIDTH=10					2.5V_RST					VOLTAGE=5V					MIN_LINE_WIDTH=15					MIN_NECK_WIDTH=10					2.5V_BOOST					VOLTAGE=5V					MIN_LINE_WIDTH=15					MIN_NECK_WIDTH=10					2.5V_DH					VOLTAGE=2.5V					MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10					2.5V_DL					VOLTAGE=2.5V					MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10					1.5V_LX					VOLTAGE=1.5V					MIN_LINE_WIDTH=50					MIN_NECK_WIDTH=10					1.5V_LX					VOLTAGE=1.5V					MIN_LINE_WIDTH=50					MIN_NECK_WIDTH=10					1.5V_BST					VOLTAGE=5V					MIN_LINE_WIDTH=15					MIN_NECK_WIDTH=10					1.5V_BOOST					VOLTAGE=5V					MIN_LINE_WIDTH=15					MIN_NECK_WIDTH=10					1.5V_DH					VOLTAGE=1.5V					MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10					1.5V_DL					VOLTAGE=1.5V					MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10					1.5V_ILIM					VOLTAGE=1.5V					MIN_LINE_WIDTH=8					MIN_NECK_WIDTH=10					1.5V_LX					VOLTAGE=1.5V					MIN_LINE_WIDTH=50					MIN_NECK_WIDTH=10					1.5V_BST					VOLTAGE=5V					MIN_LINE_WIDTH=15					MIN_NECK_WIDTH=10					1.5V_BOOST					VOLTAGE=5V					MIN_LINE_WIDTH=15					MIN_NECK_WIDTH=10					1.5V_DH					VOLTAGE=1.5V					MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10					1.5V_DL					VOLTAGE=1.5V					MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10					2.5V_ILIM					VOLTAGE=2.5V					MIN_LINE_WIDTH=8					MIN_NECK_WIDTH=10					2.5V_ILIM					VOLTAGE=2.5V					MIN_LINE_WIDTH=8					MIN_NECK_WIDTH=10					MAX1715_TON					VOLTAGE=5V					MIN_LINE_WIDTH=8					MIN_NECK_WIDTH=10					MAX1715_SKIP					VOLTAGE=5V					MIN_LINE_WIDTH=8					MIN_NECK_WIDTH=10					MAX1715_REF					VOLTAGE=2.0V					MIN_LINE_WIDTH=8					MIN_NECK_WIDTH=10					MAX1715_VCC					VOLTAGE=5V					MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10					MAX1715_GND					VOLTAGE=0V					MIN_LINE_WIDTH=30					MIN_NECK_WIDTH=10					VCORE_LX					VOLTAGE=1.4V					MIN_LINE_WIDTH=200					MIN_NECK_WIDTH=10					VCORE_DH					VOLTAGE=5V					MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10					VCORE_DL					VOLTAGE=5V					MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10					VCORE_BOOST					VOLTAGE=5V					MIN_LINE_WIDTH=15					MIN_NECK_WIDTH=10					VCORE_BST					VOLTAGE=5V					MIN_LINE_WIDTH=15					MIN_NECK_WIDTH=10					VCORE_ILIM					VOLTAGE=5V					MIN_LINE_WIDTH=8					MIN_NECK_WIDTH=10					VCORE_REF					VOLTAGE=5V					MIN_LINE_WIDTH=8					MIN_NECK_WIDTH=10					VCORE_TON					VOLTAGE=5V					MIN_LINE_WIDTH=8					MIN_NECK_WIDTH=10					VCORE_CC					VOLTAGE=5V					MIN_LINE_WIDTH=8					MIN_NECK_WIDTH=10					VCORE_FB					VOLTAGE=1.4V					MIN_LINE_WIDTH=8					MIN_NECK_WIDTH=10					VCORE_TIME					VOLTAGE=5V					MIN_LINE_WIDTH=8					MIN_NECK_WIDTH=10					VCORE_VGATE					VOLTAGE=5V					MIN_LINE_WIDTH=8					MIN_NECK_WIDTH=10					VCORE_GND					VOLTAGE=0V					MIN_LINE_WIDTH=30					MIN_NECK_WIDTH=10					VCORE_GNDNS					VOLTAGE=0V					MIN_LINE_WIDTH=8					MIN_NECK_WIDTH=10					VCORE_SNS					VOLTAGE=1.4V					MIN_LINE_WIDTH=8					MIN_NECK_WIDTH=10					VCORE_GNDDIV					VOLTAGE=0V					MIN_LINE_WIDTH=8					MIN_NECK_WIDTH=10					1778_VIN					VOLTAGE=14V					MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10					1778_VCC					VOLTAGE=5V					MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10					1778_GND					VOLTAGE=0V					MIN_LINE_WIDTH=30					MIN_NECK_WIDTH=10					1778_BST					VOLTAGE=5V					MIN_LINE_WIDTH=15					MIN_NECK_WIDTH=10					1778_TG					VOLTAGE=5V					MIN_LINE_WIDTH=15					MIN_NECK_WIDTH=10					1778_BG					VOLTAGE=5V					MIN_LINE_WIDTH=15					MIN_NECK_WIDTH=10					GPU_VCORE_SW					VOLTAGE=1.2V					MIN_LINE_WIDTH=50					MIN_NECK_WIDTH=10					1778_I0N					VOLTAGE=5V					MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10					1778_I7H					VOLTAGE=5V					MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10					1778_I7H_RC					VOLTAGE=5V					MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10					1.5V_2.5V_OK					VOLTAGE=5V					MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10					1778_VFB					VOLTAGE=5V					MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10					1778_FCB					VOLTAGE=5V					MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10					1778_VRNG					VOLTAGE=5V					MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10					LTC3411_GND					VOLTAGE=0V					MIN_LINE_WIDTH=30					MIN_NECK_WIDTH=10					1.8V_SW					VOLTAGE=1.8V					MIN_LINE_WIDTH=30					MIN_NECK_WIDTH=10					1.8V_VFB					VOLTAGE=1.8V					MIN_LINE_WIDTH=30					MIN_NECK_WIDTH=10					LTC3411_I7H_RC					VOLTAGE=1.8V					MIN_LINE_WIDTH=30					MIN_NECK_WIDTH=10					LTC3411_I7H					VOLTAGE=1.8V					MIN_LINE_WIDTH=30					MIN_NECK_WIDTH=10					LTC3411_SYNC					VOLTAGE=1.8V					MIN_LINE_WIDTH=30					MIN_NECK_WIDTH=10					LTC3411_SHDN					VOLTAGE=1.8V					MIN_LINE_WIDTH=30					MIN_NECK_WIDTH=10					LTC1962_L3_VIN					VOLTAGE=1.8V					MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10					LTC1962_L3_VOUT					VOLTAGE=1.8V					MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10					LTC1962_LVS_VIN					VOLTAGE=1.8V					MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10					LTC1962_LVS_VOUT					VOLTAGE=1.8V					MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10					LTC1962_L3_VIN					VOLTAGE=1.8V					MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10					LTC1962_L3_VOUT					VOLTAGE=1.8V					MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10					LTC1962_LVS_VIN					VOLTAGE=1.8V					MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10					LTC1962_LVS_VOUT					VOLTAGE=1.8V					MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10					LTC1962_L3_VIN					VOLTAGE=1.8V					MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10					LTC1962_L3_VOUT					VOLTAGE=1.8V					MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10					LTC1962_LVS_VIN					VOLTAGE=1.8V					MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10					LTC1962_LVS_VOUT					VOLTAGE=1.8V					MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10					LTC1962_L3_VIN					VOLTAGE=1.8V					MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10					LTC1962_L3_VOUT					VOLTAGE=1.8V					MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10					LTC1962_LVS_VIN					VOLTAGE=1.8V					MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10				

8		7		6		5		4		3		2		1					
FUNCTIONAL TEST POINTS																			
D	FUNC_TEST=YES JTAG ASIC TMS 14 27	FUNC_TEST=YES TMD5_CONN_CLKP 22 37	FUNC_TEST=YES TV_C 22	FUNC_TEST=TRUE PCI_AD<7> 10 13 18 24 26 37	FUNC_TEST=YES PCI_PAR 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_CS0_L 24 37	FUNC_TEST=TRUE KBD_X<9> 23 30												
	FUNC_TEST=YES JTAG ASIC TDI 14	FUNC_TEST=YES VGA_R 22	FUNC_TEST=TRUE TV_Y 22	FUNC_TEST=TRUE PCI_AD<8> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_CBE<0> 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_CS1_L 24 37	FUNC_TEST=TRUE KBD_Y<0> 23 30												
	FUNC_TEST=YES JTAG ASIC TDO_TP 27	FUNC_TEST=YES VGA_G 22	FUNC_TEST=TRUE TV_COME 22	FUNC_TEST=TRUE PCI_AD<9> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_CBE<1> 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_RST_L 24 37	FUNC_TEST=TRUE KBD_Y<1> 23 30	FUNC_TEST=TRUE FW_TP0LP 29 37											
	FUNC_TEST=YES JTAG ASIC TCK 14 27	FUNC_TEST=YES VGA_B 22	FUNC_TEST=TRUE SND_TO_AUDIO 15 25	FUNC_TEST=TRUE PCI_AD<10> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_CBE<2> 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_WR_L 24 37	FUNC_TEST=TRUE KBD_Y<2> 23 30	FUNC_TEST=TRUE FW_TP0LN 29 37											
	FUNC_TEST=YES JTAG ASIC TRST_L 14 27	FUNC_TEST=YES VGA_VSYNC 21 22	FUNC_TEST=TRUE SND_SYNC 15 25	FUNC_TEST=TRUE PCI_AD<11> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_CBE<3> 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_IOCHRDY 24 37	FUNC_TEST=TRUE KBD_Y<3> 23 30	FUNC_TEST=TRUE FW_TP1LP 29 37											
	FUNC_TEST=YES CPU_CHKSTP_OUT_L 5	FUNC_TEST=YES VGA_HSYNC 21 22	FUNC_TEST=TRUE SND_CLKOUT 15 25 36	FUNC_TEST=TRUE PCI_AD<12> 10 13 18 24 26 37	FUNC_TEST=TRUE AIRPORT_PCI_REQ_L 13 24	FUNC_TEST=TRUE EIDE_OPTICAL_INT 24 37	FUNC_TEST=TRUE KBD_Y<4> 23 30	FUNC_TEST=TRUE FW_TP1LN 29 37											
	FUNC_TEST=YES CPU_SRESET_L 5	FUNC_TEST=TRUE DVI_DDC_CLK_UP 22	FUNC_TEST=TRUE SND_HP_MUTE_L 15 25	FUNC_TEST=TRUE PCI_AD<13> 10 13 18 24 26 37	FUNC_TEST=TRUE AIRPORT_PCI_GNT_L 13 24	FUNC_TEST=TRUE TPAD_F_TXD 23	FUNC_TEST=TRUE KBD_Y<5> 23 30	FUNC_TEST=TRUE CHARGE_LED_L 30 31											
	FUNC_TEST=YES CPU_HRESET_L 5 7 23	FUNC_TEST=TRUE DVI_DDC_DATA_UP 22	FUNC_TEST=TRUE SND_AMP_MUTE_L 15 25	FUNC_TEST=TRUE PCI_AD<14> 10 13 18 24 26 37	FUNC_TEST=TRUE AIRPORT_PCI_INT_L 15 24	FUNC_TEST=TRUE TPAD_F_RXD 23	FUNC_TEST=TRUE KBD_Y<6> 23 30	FUNC_TEST=TRUE ADAPTER_DET 30 31											
	FUNC_TEST=YES JTAG_CPU_TMS 5 23	FUNC_TEST=TRUE DVI_HPD_UP 22	FUNC_TEST=TRUE INT_AUDIO_TO_SND 15 25	FUNC_TEST=TRUE PCI_AD<15> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<0> 24 37	FUNC_TEST=TRUE LID_CLOSED_L 23	FUNC_TEST=TRUE KBD_Y<7> 23 30	FUNC_TEST=TRUE SUTRO_ALS_GAIN_SW 23 24											
	FUNC_TEST=YES JTAG_CPU_TDI 5 23	FUNC_TEST=TRUE LVDS_L0N 20 22 37	FUNC_TEST=TRUE SND_SCLK 15 25 36	FUNC_TEST=TRUE PCI_AD<16> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<1> 24 37	FUNC_TEST=TRUE COMM_RESET_L 15 25	FUNC_TEST=TRUE KBD_NUMLOCK_LED 23	FUNC_TEST=TRUE SUTRO_ALS_OUT 23 24											
C	FUNC_TEST=YES JTAG_CPU_TDO_TP 5	FUNC_TEST=TRUE LVDS_L0P 20 22 37	FUNC_TEST=TRUE SND_HW_RESET_L 15 25	FUNC_TEST=TRUE PCI_AD<17> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<2> 24 37	FUNC_TEST=TRUE COMM_SHUTDOWN 15 25	FUNC_TEST=TRUE +BATT_POS 31 38	FUNC_TEST=TRUE KBD_LED1_OUT 23 38											
	FUNC_TEST=YES JTAG_CPU_TCK 5 23	FUNC_TEST=TRUE LVDS_L1N 20 22 37	FUNC_TEST=TRUE SND_HP_SENSE_L 15 25	FUNC_TEST=TRUE PCI_AD<18> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<3> 24 37	FUNC_TEST=TRUE COMM_RING_DET_L 15 25 30	FUNC_TEST=TRUE BATT_CLK 31	FUNC_TEST=TRUE KBD_LED2_OUT 23 38											
	FUNC_TEST=YES JTAG_CPU_TEST_L 5 23	FUNC_TEST=TRUE LVDS_L1P 20 22 37	FUNC_TEST=TRUE SND_L1N_SENSE_L 15 25	FUNC_TEST=TRUE PCI_AD<19> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<4> 24 37	FUNC_TEST=TRUE KBD_ID 23 30	FUNC_TEST=TRUE BATT_DATA 31	FUNC_TEST=TRUE COMM_TXD_L 15 25											
	FUNC_TEST=YES JTAG_L3_TMS 8	FUNC_TEST=TRUE LVDS_L2N 20 22 37	FUNC_TEST=TRUE INT_I2C_DATA2 15 25	FUNC_TEST=TRUE PCI_AD<20> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<5> 24 37	FUNC_TEST=TRUE +5V_TP4D_SLEEP 23 38	FUNC_TEST=TRUE BATT_NEG 31 38	FUNC_TEST=TRUE COMM_TRXC 15 25											
	FUNC_TEST=YES JTAG_L3_TDI_TP 8	FUNC_TEST=TRUE LVDS_L2P 20 22 37	FUNC_TEST=TRUE INT_I2C_CLK2 15 25	FUNC_TEST=TRUE PCI_AD<21> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<6> 24 37	FUNC_TEST=TRUE +3V_HALL_EFFECT 23 38	FUNC_TEST=TRUE PMU_BATT_DET_L 30 31	FUNC_TEST=TRUE COMM_GPIO_L 15 25											
	FUNC_TEST=YES JTAG_L3_TDO_TP 8	FUNC_TEST=TRUE CLKLVDS_LN 20 22 37	FUNC_TEST=TRUE USB_D1M 15 26	FUNC_TEST=TRUE PCI_AD<22> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<7> 24 37	FUNC_TEST=TRUE KBD_CAPSLOCK_LED 23	FUNC_TEST=TRUE FAN1_GND 25 38	FUNC_TEST=TRUE COMM_DTR_L 15 25											
	FUNC_TEST=YES JTAG_L3_TCK 8	FUNC_TEST=TRUE CLKLVDS_LP 20 22 37	FUNC_TEST=TRUE USB_D1P 15 26	FUNC_TEST=TRUE PCI_AD<23> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<8> 24 37	FUNC_TEST=TRUE KBD_FUNCTION_L 23 30	FUNC_TEST=TRUE FAN1_TACH 25	FUNC_TEST=TRUE COMM_RTS_L 15 25											
	FUNC_TEST=YES INT_I2C_CLK0 12 14 23	FUNC_TEST=TRUE LVDS_U0N 20 22 37	NO LONGER NEEDED BY TEST GROUP		FUNC_TEST=TRUE PCI_AD<24> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<9> 24 37	FUNC_TEST=TRUE KBD_CONTROL_L 23 30	FUNC_TEST=TRUE FAN2_GND 25 38	FUNC_TEST=TRUE COMM_RXD 15 25										
	FUNC_TEST=YES INT_I2C_DATA0 12 14 23	FUNC_TEST=TRUE LVDS_U0P 20 22 37	FUNC_TEST=TRUE USB_D2M 15 26	FUNC_TEST=TRUE PCI_AD<25> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<10> 24 37	FUNC_TEST=TRUE KBD_COMMAND_L 23 30	FUNC_TEST=TRUE RJ45_DP<0> 27 37	FUNC_TEST=TRUE PMU_KB_RESET_L 30											
	FUNC_TEST=YES INT_I2C_CLK1 14 15 25	FUNC_TEST=TRUE LVDS_U1N 20 22 37	FUNC_TEST=TRUE BT_USB_DM 15 24 37	FUNC_TEST=TRUE PCI_AD<26> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<11> 24 37	FUNC_TEST=TRUE KBD_OPTION_L 23 30	FUNC_TEST=TRUE RJ45_DN<0> 27 37	FUNC_TEST=TRUE PWR_BUTTON_L 23 25											
B	FUNC_TEST=YES INT_I2C_DATA1 14 15 25	FUNC_TEST=TRUE LVDS_U1P 20 22 37	FUNC_TEST=TRUE BT_USB_DP 15 24 37	FUNC_TEST=TRUE PCI_AD<27> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<12> 24 37	FUNC_TEST=TRUE KBD_SHIFT_L 23 30	FUNC_TEST=TRUE RJ45_DN<1> 27 37	FUNC_TEST=TRUE +PBUS 38											
	FUNC_TEST=YES CBUS_DET_1_L 18	FUNC_TEST=TRUE LVDS_U2N 20 22 37	FUNC_TEST=TRUE MODEM_USB_DM 15 25 37	FUNC_TEST=TRUE PCI_AD<28> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<13> 24 37	FUNC_TEST=TRUE KBD_X<0> 23 30	FUNC_TEST=TRUE RJ45_DP<1> 27 37	FUNC_TEST=TRUE +24V_PBUS 38											
	FUNC_TEST=YES CBUS_DET_2_L 18	FUNC_TEST=TRUE LVDS_U2P 20 22 37	FUNC_TEST=TRUE MODEM_USB_DP 15 25 37	FUNC_TEST=TRUE PCI_AD<29> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<14> 24 37	FUNC_TEST=TRUE KBD_X<1> 23 30	FUNC_TEST=TRUE RJ45_DN<1> 27 37	FUNC_TEST=TRUE GPU_VCORE 20 38											
	FUNC_TEST=TRUE TMD5_DN<0> 20 21 22 37	FUNC_TEST=TRUE CLKLVDS_UN 20 22 37	FUNC_TEST=TRUE PCI_AD<0> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_AD<30> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<15> 24 37	FUNC_TEST=TRUE KBD_X<2> 23 30	FUNC_TEST=TRUE RJ45_DP<2> 27 37	FUNC_TEST=TRUE CPU_VCORE_SLEEP 5 34 38											
	FUNC_TEST=TRUE TMD5_DP<0> 20 21 22 37	FUNC_TEST=TRUE CLKLVDS_UP 20 22 37	FUNC_TEST=TRUE PCI_AD<1> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_AD<31> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DMA_RQ 24 36 24 37	FUNC_TEST=TRUE KBD_X<3> 23 30	FUNC_TEST=TRUE RJ45_DN<2> 27 37	FUNC_TEST=TRUE VCORE_FB 34 38											
	FUNC_TEST=TRUE TMD5_DN<1> 20 21 22 37	FUNC_TEST=TRUE LVDS_DDC_CLK 20 22	FUNC_TEST=TRUE PCI_AD<2> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_FRAME_L 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_RD_L 24 36 24 37	FUNC_TEST=TRUE KBD_X<4> 23 30	FUNC_TEST=TRUE RJ45_DP<3> 27 37	FUNC_TEST=TRUE +1_8V_MAIN 38											
	FUNC_TEST=TRUE TMD5_DP<1> 20 21 22 37	FUNC_TEST=TRUE LVDS_DDC_DATA 20 22	FUNC_TEST=TRUE PCI_AD<3> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_TRDY_L 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DMAACK_L 24 36 24 37	FUNC_TEST=TRUE KBD_X<5> 23 30	FUNC_TEST=TRUE RJ45_DN<3> 27 37	FUNC_TEST=TRUE +3V_PMU 38											
	FUNC_TEST=TRUE TMD5_DN<2> 20 21 22 37	FUNC_TEST=TRUE BRIGHT_PWM 22	FUNC_TEST=TRUE PCI_AD<4> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_IDRQ_L 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_ADDR<0> 24 37	FUNC_TEST=TRUE KBD_X<6> 23 30	FUNC_TEST=TRUE RJ45_DP<4> 27 37	FUNC_TEST=TRUE +5V_DDC_SLEEP 22 38											
	FUNC_TEST=TRUE TMD5_DP<2> 20 21 22 37	FUNC_TEST=TRUE TV_GND1 22 38	FUNC_TEST=TRUE PCI_AD<5> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_DEVSEL_L 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_ADDR<1> 24 37	FUNC_TEST=TRUE KBD_X<7> 23 30	FUNC_TEST=TRUE FW_TPOOR 29 38	FUNC_TEST=TRUE +12_8V_INV 22 38											
	FUNC_TEST=YES TMD5_CONN_CLKN 22 37	FUNC_TEST=TRUE TV_GND2 22 38	FUNC_TEST=TRUE PCI_AD<6> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_STOP_L 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_ADDR<2> 24 37	FUNC_TEST=TRUE KBD_X<8> 23 30	<div>NOTICE OF PROPRIETARY PROPERTY</div> <div>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</div> <div>I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</div> <div>II NOT TO REPRODUCE OR COPY IT</div> <div>III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</div>												
APPLE COMPUTER INC.										SIZE D	DRAWING NUMBER 051-6469		REV. F						
										SCALE NONE	SHT 39		OF 44						
8		7		6		5		4		3		2		1					

[illegible]

8										7										6										5										4										3										2										1									
*** Unit Cross-Reference *** --- For the entire design ---										C167 CAP 1783 C168 CAP 1703 C169 CAP 1702 C170 CAP 1904 C171 CAP 603 C172 CAP 507 C173 CAP 506 C174 CAP 3401 C175 CAP 1702 C176 CAP 1505 C177 CAP 1701 C178 CAP 1505 C179 CAP 504 C180 CAP 1704 C181 CAP 1708 C182 CAP 1707 C183 CAP 1905 C184 CAP 1706 C185 CAP 1701 C186 CAP 1505 C187 CAP 1783 C188 CAP 1703 C189 CAP 1783 C190 CAP 1702 C191 CAP 1701 C192 CAP 1701 C193 CAP 1705 C194 CAP 1706 C195 CAP 1905 C196 CAP 1905 C197 CAP 2005 C198 CAP 2005 C199 CAP 2004 C200 CAP 507 C201 CAP 506 C202 CAP 506 C203 CAP 505 C204 CAP 1783 C205 CAP 1706 C206 CAP 1702 C207 CAP 1707 C208 CAP 1706 C209 CAP 1707 C210 CAP 1703 C211 CAP 2104 C212 CAP 2005 C213 CAP 1783 C214 CAP 1906 C215 CAP 1708 C216 CAP 1706 C217 CAP 1706 C218 CAP 1783 C219 CAP 1702 C220 CAP 1705 C221 CAP 1703 C222 CAP 1703 C223 CAP 1703 C224 CAP 1703 C225 CAP 1703 C226 CAP 1904 C227 CAP 1783 C228 CAP 1787 C229 CAP 1783 C230 CAP 1787 C231 CAP 2104 C232 CAP 1783 C233 CAP 1702 C234 CAP 2005 C235 CAP 2006 C236 CAP 1904 C237 CAP 603 C238 CAP 506 C239 CAP 2004 C240 CAP 2004 C241 CAP 1705 C242 CAP 1904 C243 CAP 1703 C244 CAP 506 C245 CAP 1701 C246 CAP 1707 C247 CAP 1705 C248 CAP 1707 C249 CAP 1707 C250 CAP 1904 C251 CAP 1903 C252 CAP 2001 C253 CAP 2005 C254 CAP 1904 C255 CAP 507 C256 CAP 1904 C257 CAP 3043 C258 CAP 1503 C259 CAP 1701 C260 CAP 1701 C261 CAP 1701 C262 CAP 1903 C263 CAP 2104 C264 CAP 1905 C265 CAP 602 C266 CAP 603 C267 CAP 1705 C268 CAP 1705 C269 CAP 1706 C270 CAP 1706 C271 CAP 1783 C272 CAP 1783 C273 CAP 1783 C274 CAP 1783 C275 CAP 1783 C276 CAP 1783 C277 CAP 1787 C278 CAP 1783 C279 CAP 1707 C280 CAP 1705 C281 CAP 2184 C282 CAP 1904 C283 CAP 1904 C284 CAP 2004 C285 CAP 2004 C286 CAP 2004 C287 CAP 2005 C288 CAP 1904 C289 CAP 1904 C290 CAP 603 C291 CAP 605 C292 CAP 1783 C293 CAP 1787 C294 CAP 1905 C295 CAP 602 C296 CAP 603 C297 CAP 603 C298 CAP 1706 C299 CAP 1706 C300 CAP 1702 C301 CAP 1704 C302 CAP 1704 C303 CAP 1786 C304 CAP 1786 C305 CAP 1787 C306 CAP 1785 C307 CAP 1787 C308 CAP 1708 C309 CAP 1705 C310 CAP 1705 C311 CAP 1706 C312 CAP 2106 C313 CAP 1904 C314 CAP 1702 C315 CAP 2104 C316 CAP 2106 C317 CAP 1904 C318 CAP 1904 C319 CAP 1904 C320 CAP 1904 C321 CAP 1787 C322 CAP 1785 C323 CAP 1785 C324 CAP 2106 C325 CAP 1708 C326 CAP 1708 C327 CAP 1708 C328 CAP 1708 C329 CAP 1786 C330 CAP 1786 C331 CAP 1786 C332 CAP 1786 C333 CAP 1706 C334 CAP 1706 C335 CAP 1706										C336 CAP 1708 C337 CAP 2187 C338 CAP 2105 C339 CAP 2084 C340 CAP 2084 C341 CAP 20A5 C342 CAP 20A6 C343 CAP 20A2 C344 CAP 2105 C345 CAP 1785 C346 CAP 1701 C347 CAP 1787 C348 CAP 1786 C349 CAP 1707 C350 CAP 1786 C351 CAP 2184 C352 CAP 2107 C353 CAP 2106 C354 CAP 20A5 C355 CAP 1703 C356 CAP 1785 C357 CAP 1705 C358 CAP 1706 C359 CAP 2107 C360 CAP 20A6 C361 CAP 20A6 C362 CAP 2082 C363 CAP 2082 C364 CAP 17A6 C365 CAP 1785 C366 CAP 1787 C367 CAP 17A6 C368 CAP 17A6 C369 CAP 17A6 C370 CAP 1786 C371 CAP 1787 C372 CAP 1785 C373 CAP 1705 C374 CAP 1708 C375 CAP 20A1 C376 CAP 20A1 C377 CAP 1704 C378 CAP 1708 C379 CAP 17A6 C380 CAP 17A5 C381 CAP 17A7 C382 CAP 17A7 C383 CAP 17A6 C384 CAP 17A6 C385 CAP 1786 C386 CAP 17A7 C387 CAP 17A5 C388 CAP 17A5 C389 CAP 20A7 C390 CAP 20A7 C391 CAP 2082 C392 CAP 20A7 C393 CAP 2084 C394 CAP 2106 C395 CAP 1783 C396 CAP 35C1 C397 CAP 1788 C398 CAP 1788 C399 CAP 1505 C400 CAP 20A8 C401 CAP 35C2 C402 CAP 1788 C403 CAP 1788 C404 CAP 1506 C405 CAP 2284 C406 CAP 2001 C407 CAP 2084 C408 CAP 20A8 C409 CAP 20A1 C410 CAP 20A2 C411 CAP 1507 C412 CAP 20A4 C413 CAP 34C3 C414 CAP 34C3 C415 CAP 34C3 C416 CAP 34C3 C417 CAP 34C4 C418 CAP 2284 C419 CAP 34C4 C420 CAP 34C4 C421 CAP 2186 C422 CAP 22A3 C423 CAP 2704 C424 CAP 27A2 C425 CAP 27A7 C426 CAP 27A8 C427 CAP 2704 C428 CAP 2704 C429 CAP 2088 C430 CAP 27A8 C431 CAP 2704 C432 CAP 2088 C433 CAP 2284 C434 CAP 2708 C435 CAP 2705 C436 CAP 34C4 C437 CAP 34C4 C438 CAP 34C4 C439 CAP 3106 C440 CAP 34C6 C441 CAP 1003 C442 CAP 2088 C443 CAP 22A4 C444 CAP 3205 C445 CAP 3205 C446 CAP 3206 C447 CAP 2703 C448 CAP 18A3 C449 CAP 3107 C450 CAP 2504 C451 CAP 3107 C452 CAP 2705 C453 CAP 2007 C454 CAP 3106 C455 CAP 2705 C456 CAP 2703 C457 CAP 2703 C458 CAP 2004 C459 CAP 1002 C460 CAP 1280 C461 CAP 2087 C462 CAP 22A5 C463 CAP 3206 C464 CAP 2703 C465 CAP 27A4 C466 CAP 2704 C467 CAP 2007 C468 CAP 3207 C469 CAP 3205 C470 CAP 2304 C471 CAP 34C5 C472 CAP 3103 C473 CAP 22A4 C474 CAP 27A2 C475 CAP 34C6 C476 CAP 35A5 C477 CAP 3206 C478 CAP 3206 C479 CAP 2704 C480 CAP 25A7 C481 CAP 2086 C482 CAP 2085 C483 CAP 2704 C484 CAP 2705 C485 CAP 2704 C486 CAP 2704 C487 CAP 2702 C488 CAP 3484 C489 CAP 3486 C490 CAP 3184 C491 CAP 3506 C492 CAP 37A6 C493 CAP 3484 C494 CAP 2304 C495 CAP 2608 C496 CAP 2608 C497 CAP 3487 C498 CAP 1708 C499 CAP 3506 C500 CAP 32A5 C501 CAP 3384 C502 CAP 3204 C503 CAP 3203 C504 CAP 3207 C505 CAP 28A7 C506 CAP 2804 C507 CAP 2804										C508 CAP 2806 C509 CAP 2187 C510 CAP 2008 C511 CAP 3507 C512 CAP 2084 C513 CAP 20A5 C514 CAP 2806 C515 CAP 20A2 C516 CAP 2608 C517 CAP 2608 C518 CAP 1701 C519 CAP 2805 C520 CAP 35C3 C521 CAP 1707 C522 CAP 3203 C523 CAP 2884 C524 CAP 2107 C525 CAP 3182 C526 CAP 3182 C527 CAP 3183 C528 CAP 3506 C529 CAP 3304 C530 CAP 1104 C531 CAP 2806 C532 CAP 31C3 C533 CAP 3305 C534 CAP 3105 C535 CAP 3105 C536 CAP 3503 C537 CAP 3506 C538 CAP 17A7 C539 CAP 3305 C540 CAP 32A2 C541 CAP 17A6 C542 CAP 28A4 C543 CAP 1282 C544 CAP 1106 C545 CAP 3303 C546 CAP 2806 C547 CAP 1707 C548 CAP 32A5 C549 CAP 29C2 C550 CAP 1708 C551 CAP 31C2 C552 CAP 1302 C553 CAP 17A7 C554 CAP 3504 C555 CAP 32C3 C556 CAP 17A7 C557 CAP 3183 C558 CAP 3183 C559 CAP 3305 C560 CAP 3304 C561 CAP 3307 C562 CAP 32A4 C563 CAP 28A3 C564 CAP 17A6 C565 CAP 3185 C566 CAP 3181 C567 CAP 3181 C568 CAP 31C2 C569 CAP 3185 C570 CAP 3188 C571 CAP 31A5 C572 CAP 32C4 C573 CAP 35C2 C574 CAP 32A5 C575 CAP 2806 C576 CAP 1506 C577 CAP 2806 C578 CAP 2806 C579 CAP 2001 C580 CAP 3185 C581 CAP 3182 C582 CAP 3182 C583 CAP 3181 C584 CAP 28A4 C585 CAP 3181 C586 CAP 32C3 C587 CAP 34C3 C588 CAP 1805 C589 CAP 3006 C590 CAP 2282 C591 CAP 2808 C592 CAP 30A7 C593 CAP 27A6 C594 CAP 22A3 C595 CAP 2807 C596 CAP 27A2 C597 CAP 3087 C598 CAP 30A6 C599 CAP 3104 C600 CAP 2303 C601 CAP 22A3 C602 CAP 2708 C603 CAP 2205 C604 CAP 2205 C605 CAP 3184 C606 CAP 3185 C607 CAP 3402 C608 CAP 3486 C609 CAP 2208 C610 CAP 35A4 C611 CAP 22A4 C612 CAP 3401 C613 CAP 27A2 C614 CAP 3401 C615 CAP 2207 C616 CAP 18A3 C617 CAP 32C2 C618 CAP 2207 C619 CAP 3107 C620 CAP 34C1 C621 CAP 3402 C622 CAP 3106 C623 CAP 33A7 C624 CAP 34C1 C625 CAP 2703 C626 CAP 33A8 C627 CAP 34C1 C628 CAP 33A8 C629 CAP 21A4 C630 CAP 8A4 C631 CAP 8A4 C632 CAP 2287 C633 CAP 2205 C634 CAP 21A4 C635 CAP 8A5 C636 CAP 8A6 C637 CAP 8A4 C638 CAP 8A3 C639 CAP 8A5 C640 CAP 8A3 C641 CAP 8A3 C642 CAP 12A2 C643 CAP 12A2 C644 CAP 8A4 C645 CAP 32A4 C646 CAP 8A3 C647 CAP 8A4 C648 CAP 25A7 C649 CAP 8A4 C650 CAP 8A4 C651 CAP 2704 C652 CAP 8A3 C653 CAP 8A4 C654 CAP 8A4 C655 CAP 8A4 C656 CAP 2287 C657 CAP 3486 C658 CAP 2005 C659 CAP 8A3 C660 CAP 3307 C661 CAP 8A7 C662 CAP 8A7 C663 CAP 2608 C664 CAP 8A7 C665 CAP 8A7 C666 CAP 8A7 C667 CAP 8A7 C668 CAP 25A4 C669 CAP 8A4 C670 CAP 8A3 C671 CAP 3203 C672 CAP 8A3 C673 CAP 8A2 C674 CAP 2804 C675 CAP 8A4										C676 CAP 22A7 C677 CAP 22A7 C678 CAP 22A8 C679 CAP 682 C680 CAP 2005 C681 CAP 20C5 C682 CAP 20C5 C683 CAP 3508 C684 CAP 8A1 C685 CAP 888 C686 CAP 8A4 C687 CAP 8A2 C688 CAP 2287 C689 CAP 3507 C690 CAP 1104 C691 CAP 3481 C692 CAP 3481 C693 CAP 3481 C694 CAP 3482 C695 CAP 3481 C696 CAP 1104 C697 CAP 3482 C698 CAP 1104 C699 CAP 1102 C700 CAP 1102 C701 CAP 1102 C702 CAP 27A5 C703 CAP 2008 C704 CAP 3588 C705 CAP 1108 C706 CAP 1106 C707 CAP 1104 C708 CAP 3587 C709 CAP 2281 C710 CAP 27C5 C711 CAP 1108 C712 CAP 1106 C713 CAP 3202 C714 CAP 3202 C715 CAP 3587 C716 CAP 1107 C717 CAP 1106 C718 CAP 2784 C719 CAP 27A5 C720 CAP 3508 C721 CAP 22C1 C722 CAP 32C2 C723 CAP 3307 C724 CAP 3308 C725 CAP 27A2 C726 CAP 27A2 C727 CAP 3305 C728 CAP 20C5 C729 CAP 3307 C730 CAP 2608 C731 CAP 34A3 C732 CAP 31A6 C733 CAP 20C5 C734 CAP 25C3 C735 CAP 3484 C736 CAP 32C2 C737 CAP 3307 C738 CAP 3185 C739 CAP 1803 C740 CAP 29C2 C741 CAP 3582 C742 CAP 1883 C743 CAP 3302 C744 CAP 3581 C745 CAP 2805 C746 CAP 29C2 C747 CAP 3582 C748 CAP 1883 C749 CAP 28C4 C750 CAP 3302 C751 CAP 29C3 C752 CAP 29C3 C753 CAP 29C3 C754 CAP 29C3 C755 CAP 1807 C756 CAP 1805 C757 CAP 31C3 C758 CAP 2806 C759 CAP 32C2 C760 CAP 32C2 C761 CAP 1806 C762 CAP 1806 C763 CAP 1806 C764 CAP 1806 C765 CAP 32C2 C766 CAP 32C2 C767 CAP 3104 C768 CAP 3184 C769 CAP 2804 C770 CAP 32C4 C771 CAP 3302 C772 CAP 29A3 C773 CAP																																							

8			7			6			5			4			3			2			1		
R110 RES 907 R111 RES 907 R112 RES 14A7 R113 RES 1504 R114 RES 1504 R115 RES 19B8 R116 RES 9B2 R117 RES 9B7 R118 RES 9B7 R119 RES 907 R120 RES 906 R121 RES 907 R122 RES 9A5 R123 RES 1504 R124 RES 26B3 R125 RES 13A1 R126 RES 1308 R127 RES 21D4 R128 RES 19A8 R129 RES 9B1 R130 RES 9B2 R131 RES 9B6 R132 RES 907 R133 RES 906 R134 RES 907 R135 RES 13B5 R136 RES 19A8 R137 RES 9B1 R138 RES 9B7 R139 RES 907 R140 RES 1305 R141 RES 1308 R142 RES 20B4 R143 RES 35B3 R144 RES 10A7 R145 RES 13B1 R146 RES 1308 R147 RES 13B1 R148 RES 13B1 R149 RES 21C4 R150 RES 20B4 R151 RES 9A4 R152 RES 9A6 R153 RES 10A7 R154 RES 10A6 R155 RES 19B8 R156 RES 21D4 R157 RES 20C1 R158 RES 20C1 R159 RES 21B6 R160 RES 21A8 R161 RES 9A4 R162 RES 9A4 R163 RES 13A5 R164 RES 21C4 R165 RES 21C4 R166 RES 10A4 R167 RES 20C4 R168 RES 9A4 R169 RES 13A1 R170 RES 1304 R171 RES 21B4 R172 RES 21B4 R173 RES 19B2 R174 RES 20C4 R175 RES 5D8 R176 RES 9A5 R177 RES 9A4 R178 RES 9D5 R179 RES 21B4 R180 RES 21A5 R181 RES 13B1 R182 RES 26B3 R183 RES 21D7 R184 RES 21B7 R185 RES 19A5 R186 RES 19A6 R187 RES 20C4 R188 RES 10A5 R189 RES 11A4 R190 RES 21A7 R191 RES 19A6 R192 RES 11A6 R193 RES 11A4 R194 RES 15D4 R195 RES 21A6 R196 RES 21C6 R197 RES 21A7 R198 RES 20C4 R199 RES 10A4 R200 RES 21B8 R201 RES 20A2 R202 RES 11A6 R203 RES 12C7 R204 RES 21C7 R205 RES 21C7 R206 RES 20A4 R207 RES 15D7 R208 RES 21A6 R209 RES 21A7 R210 RES 21B7 R211 RES 21B7 R212 RES 21A8 R213 RES 21B7 R214 RES 21A7 R215 RES 20A1 R216 RES 20A1 R217 RES 20B2 R218 RES 20D2 R219 RES 20B4 R220 RES 21A6 R221 RES 21A6 R222 RES 21B6 R223 RES 21A6 R224 RES 21A6 R225 RES 15D6 R226 RES 15D6 R227 RES 20D2 R228 RES 21D7 R229 RES 20A4 R230 RES 20A7 R231 RES 35D2 R232 RES 21A8 R233 RES 21B8 R234 RES 21B7 R235 RES 21A7 R236 RES 20D1 R237 RES 20D1 R238 RES 21B7 R239 RES 21A7 R240 RES 20B1 R241 RES 20B1 R242 RES 15D7 R243 RES 21A7 R244 RES 19A4 R245 RES 19A4 R246 RES 34B7 R247 RES 34B7 R248 RES 34D5 R249 RES 34D5 R250 RES 34A5 R251 RES 34D5 R252 RES 21A4 R253 RES 27A7 R254 RES 27A6 R255 RES 34D5 R256 RES 22B2 R257 RES 34D5 R258 RES 34D5 R259 RES 27C3 R260 RES 34D5 R261 RES 25C1 R262 RES 23D6 R263 RES 27B7 R264 RES 29D6 R265 RES 30A4 R266 RES 30A4 R267 RES 22B4 R268 RES 10C3 R269 RES 30A4 R270 RES 30A3 R271 RES 20B8 R272 RES 22B4 R273 RES 34A3 R274 RES 30A3 R275 RES 20B5 R276 RES 20B5 R277 RES 20B8 R278 RES 27C7			R279 RES 3407 R280 RES 10B3 R281 RES 20C6 R282 RES 20B8 R283 RES 20C8 R284 RES 20B8 R285 RES 32C3 R286 RES 32C3 R287 RES 27B8 R288 RES 27C7 R289 RES 27B4 R290 RES 27B2 R291 RES 31D7 R292 RES 31D7 R293 RES 31C7 R294 RES 33A4 R295 RES 33A4 R296 RES 33C7 R297 RES 27B4 R298 RES 27B4 R299 RES 18D4 R300 RES 31D6 R301 RES 31C8 R302 RES 33A4 R303 RES 33C7 R304 RES 32C5 R305 RES 27B4 R306 RES 34B6 R307 RES 27B2 R308 RES 31C7 R309 RES 31D8 R310 RES 34B6 R311 RES 27B7 R312 RES 10C3 R313 RES 22A6 R314 RES 32C6 R315 RES 27B4 R316 RES 31C7 R317 RES 34C6 R318 RES 34B6 R319 RES 34D7 R320 RES 32A6 R321 RES 32C5 R322 RES 32C6 R323 RES 10A4 R324 RES 30A3 R325 RES 25D3 R326 RES 27B3 R327 RES 27B4 R328 RES 27B2 R329 RES 34C6 R330 RES 34D7 R331 RES 27D7 R332 RES 31D4 R333 RES 20B6 R334 RES 24B5 R335 RES 32C6 R336 RES 31D7 R337 RES 34B4 R338 RES 34D8 R339 RES 20C6 R340 RES 20C7 R341 RES 32D6 R342 RES 27A7 R343 RES 27A6 R344 RES 27A7 R345 RES 27B2 R346 RES 34A5 R347 RES 20C7 R348 RES 35C5 R349 RES 35A5 R350 RES 35B4 R351 RES 35D5 R352 RES 35D7 R353 RES 35C5 R354 RES 35B7 R355 RES 35B7 R356 RES 32C7 R357 RES 32C7 R358 RES 34B5 R359 RES 12D2 R360 RES 33D5 R361 RES 24A6 R362 RES 24B5 R363 RES 24B5 R364 RES 28B7 R365 RES 28A7 R366 RES 28C7 R367 RES 28C7 R368 RES 28B7 R369 RES 28B6 R370 RES 34B7 R371 RES 31C4 R372 RES 12C7 R373 RES 35C7 R374 RES 20B5 R375 RES 24B6 R376 RES 29B2 R377 RES 27B7 R378 RES 26C8 R379 RES 33D5 R380 RES 33C5 R381 RES 24A5 R382 RES 31C5 R383 RES 31D3 R384 RES 31C4 R385 RES 35D6 R386 RES 28B2 R387 RES 33C7 R388 RES 28B5 R389 RES 33C5 R390 RES 32A2 R391 RES 28A7 R392 RES 28C7 R393 RES 28A5 R394 RES 31D5 R395 RES 31D5 R396 RES 28C3 R397 RES 28B4 R398 RES 35C4 R399 RES 35D5 R400 RES 33C5 R401 RES 31A8 R402 RES 32A4 R403 RES 28C3 R404 RES 28C3 R405 RES 28B4 R406 RES 31C5 R407 RES 31B7 R408 RES 35C5 R409 RES 28C7 R410 RES 28B3 R411 RES 28A3 R412 RES 31B6 R413 RES 31C4 R414 RES 31D5 R415 RES 31C2 R416 RES 31B6 R417 RES 33C3 R418 RES 34D6 R419 RES 28B3 R420 RES 28B4 R421 RES 21A4 R422 RES 31C2 R423 RES 33C3 R424 RES 34D5 R425 RES 28B3 R426 RES 33C4 R427 RES 34D5 R428 RES 32A4 R429 RES 28A2 R430 RES 35C1 R431 RES 33B6 R432 RES 28A3 R433 RES 28A2 R434 RES 29A3 R435 RES 31B5 R436 RES 30C3 R437 RES 33B6 R438 RES 27A5 R439 RES 33C2 R440 RES 28A4 R441 RES 31B2 R442 RES 30C1 R443 RES 30B1 R444 RES 30A4 R445 RES 30A4 R446 RES 30C1			R447 RES 30C1 R448 RES 30C6 R449 RES 30C6 R450 RES 30D8 R451 RES 23C2 R452 RES 33B2 R453 RES 32C2 R454 RES 32A4 R455 RES 31B6 R456 RES 28B8 R457 RES 31B7 R458 RES 31B4 R459 RES 31D7 R460 RES 28C7 R461 RES 28D5 R462 RES 31B4 R463 RES 28C7 R464 RES 31B7 R465 RES 31B4 R466 RES 31B7 R467 RES 31B8 R468 RES 31D6 R469 RES 23D1 R470 RES 23D1 R471 RES 33C7 R472 RES 28B6 R473 RES 31D8 R474 RES 31B7 R475 RES 31B6 R476 RES 31B7 R477 RES 30D1 R478 RES 30D8 R479 RES 30B3 R480 RES 30D1 R481 RES 30D8 R482 RES 28C2 R483 RES 28C8 R484 RES 28C7 R485 RES 34C6 R486 RES 31A7 R487 RES 31A5 R488 RES 31B7 R489 RES 30B7 R490 RES 30C8 R491 RES 30B4 R492 RES 30C7 R493 RES 23D3 R494 RES 33A8 R495 RES 23D3 R496 RES 30B1 R497 RES 30B1 R498 RES 30C6 R499 RES 24D2 R500 RES 24D2 R501 RES 31A5 R502 RES 23C7 R503 RES 24A4 R504 RES 32C6 R505 RES 15C1 R506 RES 7C4 R507 RES 7C4 R508 RES 7A6 R509 RES 7A6 R510 RES 7C6 R511 RES 7C6 R512 RES 7C6 R513 RES 7D6 R514 RES 7A5 R515 RES 7C5 R516 RES 7C4 R517 RES 7C4 R518 RES 5D1 R519 RES 7B4 R520 RES 7C5 R521 RES 7C5 R522 RES 7C5 R523 RES 7C5 R524 RES 7C6 R525 RES 7C7 R526 RES 7C7 R527 RES 7D7 R528 RES 7A6 R529 RES 7A6 R530 RES 30B1 R531 RES 30B1 R532 RES 23D7 R533 RES 15C2 R534 RES 23C7 R535 RES 7C8 R536 RES 7C7 R537 RES 23D6 R538 RES 7C7 R539 RES 25B3 R540 RES 14C5 R541 RES 14C1 R542 RES 14C1 R543 RES 15A5 R544 RES 15A5 R545 RES 15A4 R546 RES 15A4 R547 RES 9B8 R548 RES 9A8 R549 RES 9C8 R550 RES 9B7 R551 RES 9B7 R552 RES 22C4 R553 RES 907 R554 RES 907 R555 RES 9A7 R556 RES 9A7 R557 RES 9A7 R558 RES 9A7 R559 RES 15C4 R560 RES 22D2 R561 RES 982 R562 RES 982 R563 RES 23C4 R564 RES 22C4 R565 RES 907 R566 RES 907 R567 RES 9A7 R568 RES 9A7 R569 RES 29A4 R570 RES 22D5 R571 RES 9C7 R572 RES 9C7 R573 RES 9A7 R574 RES 981 R575 RES 22D5 R576 RES 22D3 R577 RES 22C3 R578 RES 981 R579 RES 9B7 R580 RES 9B8 R581 RES 9A7 R582 RES 9A7 R583 RES 982 R584 RES 33B5 R585 RES 22D4 R586 RES 906 R587 RES 906 R588 RES 987 R589 RES 9A6 R590 RES 982 R591 RES 982 R592 RES 29A3 R593 RES 22D3 R594 RES 22C3 R595 RES 987 R596 RES 9A7 R597 RES 9A7 R598 RES 22C3 R599 RES 15C4 R600 RES 22D2 R601 RES 19C8 R602 RES 5D2 R603 RES 22D2 R604 RES 30B1 R605 RES 21C4 R606 RES 30C2 R607 RES 22C4 R608 RES 23A4 R609 RES 9A4 R610 RES 22C1 R611 RES 22C2 R612 RES 21A5 R613 RES 21A5 R614 RES 21A4			R615 RES 21A4 R616 RES 8D4 R617 RES 8D1 R618 RES 22C6 R619 RES 21A4 R620 RES 21A3 R621 RES 21A4 R622 RES 21A4 R623 RES 21A4 R624 RES 8C8 R625 RES 27C7 R626 RES 25B5 R627 RES 6B3 R628 RES 23D5 R629 RES 25B5 R630 RES 25A5 R631 RES 28C5 R632 RES 21C8 R633 RES 21C8 R634 RES 31B4 R635 RES 19A3 R636 RES 8B7 R637 RES 23C1 R638 RES 25A5 R639 RES 6B2 R640 RES 6B1 R641 RES 8C8 R642 RES 25B5 R643 RES 25A5 R644 RES 6A2 R645 RES 8B8 R646 RES 8B8 R647 RES 19A4 R648 RES 24D7 R649 RES 6B1 R650 RES 28A6 R651 RES 23D7 R652 RES 34B2 R653 RES 29D6 R654 RES 29C7 R655 RES 29C7 R656 RES 29C5 R657 RES 31C1 R658 RES 24D4 R659 RES 28A7 R660 RES 30B7 R661 RES 18B4 R662 RES 18D8 R663 RES 31C6 R664 RES 24B6 R665 RES 31C6 R666 RES 30B1 R667 RES 28B4 R668 RES 29C3 R669 RES 22C5 R670 RES 18D8 R671 RES 22C3 R672 RES 18A8 R673 RES 28A4 R674 RES 7C4 R675 RES 18A7 R676 RES 18D7 R677 RES 7D4 R678 RES 31C4 R679 RES 31A5 R680 RES 31A6 R681 RES 31A5 R682 RES 31A6 R683 RES 31B5 R684 RES 18B7 R685 RES 31B3 R686 RES 30C8 R687 RES 30B2 R688 RES 30B3 R689 RES 30C8 R690 RES 23A4 R691 RES 23B7 R692 RES 7C5 R693 RES 23B5 R694 RES 34C8 R695 RES 20B8 R696 RES 30D1 R697 RES 30B1 R698 RES 30B1 R699 RES 30B1 R700 RES 30C1 R701 RES 30B1 R702 RES 23A7 R703 RES 23D7 R704 RES 27D5 R705 RES 27D4 R706 RES 27D3 R707 RES 27D3 R708 RES 23A4 R709 RES 15A5 R710 RES 26B7 R711 RES 26B7 R712 RES 14C5 R713 RES 26D4 R714 RES 26C4 R715 RES 34C4 R716 RES 26C4 R717 RES 26C4 R718 RES 14C1 R719 RES 26B4 R720 RES 26A4 R721 RES 34C4 R722 RES 26A4 R723 RES 9C7 R724 RES 26A4 R725 RES 26B4 R726 RES 26A4 R727 RES 33C4 R728 RES 26C2 R729 RES 26C2 R730 RES 34D6 R731 RES 34D6 R732 RES 34D6 R733 RES 34D6 R734 RES 34D6 R735 RES 34D6 R736 RES 34D6 R737 RES 34D6 R738 RES 34D6 R739 RES 34D5 R740 RES 34D5 R741 RES 26C8 R742 RES 31D4 R743 RES 31C4 R744 RES 31D4 R745 RES 31D4 R746 RES 31C3 R747 RES 9C7 R748 RES 21C3 R749 RES 21C2 R750 RES 21C2 R751 RES 21B2 R752 RES 21D1 R753 RES 30C3 R754 RES 22C2 R755 RES 22C1 R756 RES 22C1 R757 RES 21B3 R														