



## BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
685-00042	COMMON PARTS,MLB,VENUS,X425G	X425_COMMON
985-00050	DEV_BOM,MLB,VENUS,X425G	X425_DEVEL:ENG
639-00682	PCBA,MLB,VENUS,CTO,16GHYN,VR-4GHYN,X425G	BASE_BOM,DEVEL_BOM,GFX_BOM,CPU_CRW:CTO,RAM:HYNIX_1600,FB_4G_HYNIX
639-00703	PCBA,MLB,VENUS,CTO,16GMIC,VR-4GMIC,X425G	BASE_BOM,DEVEL_BOM,GFX_BOM,CPU_CRW:CTO,RAM:MICRON_1600,FB_4G_MICRON
639-00739	PCBA,MLB,VENUS,CTO,16GHYN,VR-4GMIC,X425G	BASE_BOM,DEVEL_BOM,GFX_BOM,CPU_CRW:CTO,RAM:HYNIX_1600,FB_4G_MICRON
639-00740	PCBA,MLB,VENUS,CTO,16GMIC,VR-4GHYN,X425G	BASE_BOM,DEVEL_BOM,GFX_BOM,CPU_CRW:CTO,RAM:MICRON_1600,FB_4G_HYNIX
639-00798	PCBA,MLB,VENUS,BEST,16GHYN,VR-4GHYN,X425G	BASE_BOM,DEVEL_BOM,GFX_BOM,CPU_CRW:BEST,RAM:HYNIX_1600,FB_4G_HYNIX
639-00799	PCBA,MLB,VENUS,BEST,16GMIC,VR-4GMIC,X425G	BASE_BOM,DEVEL_BOM,GFX_BOM,CPU_CRW:BEST,RAM:MICRON_1600,FB_4G_MICRON
639-00800	PCBA,MLB,VENUS,BEST,16GHYN,VR-4GMIC,X425G	BASE_BOM,DEVEL_BOM,GFX_BOM,CPU_CRW:BEST,RAM:HYNIX_1600,FB_4G_MICRON
639-00801	PCBA,MLB,VENUS,BEST,16GMIC,VR-4GHYN,X425G	BASE_BOM,DEVEL_BOM,GFX_BOM,CPU_CRW:BEST,RAM:MICRON_1600,FB_4G_HYNIX
639-00803	PCBA,MLB,VENUS,NOCPU,16GMIC,VR-4GHYN,X425G	BASE_BOM,DEVEL_BOM,GFX_BOM,RAM:MICRON_1600,FB_4G_HYNIX
639-00974	PCBA,MLB,NOGPU,CTO,16GMIC,VR-4GHYN,X425G	BASE_BOM,DEVEL_BOM,CPU_CRW:CTO,RAM:MICRON_1600,FB_4G_HYNIX

## X425 BOM Groups

BOM GROUP	BOM OPTIONS
X425_COMMON	ALTERNATE,COMMON,X425_COMMON1,X425_COMMON2,X425_PROGPARTS,ACAPS:A2
X425_COMMON1	CPUMEM:S0,TBTHV:P15V,SKIP_5V3V3:AUDIBLE,CPUPEG:X8X4X4,S2_PWR:S0,SMC_SUSACK:YES
X425_COMMON2	EDP:YES,XDP,SSD_PWR_EN:GPIO,CAM_WAKE:NO,SAMCONN,APCLKRQ:ISOL,CRW_SPRT,WLAN_SW:SIL
X425_PVT	BKLT:PROD,SENSOR_NONPROD:N
X425_PROGPARTS	SMC_PROG:BASE,BOOTROM_PROG:EVT,TBTROM:PROG,DPMUXMCU:PROG
X425_DEVEL:ENG	ALTERNATE,XDP_DEBUG,S0PGOOD_ISL,SENSOR_NONPROD:Y,SENSOR_NONPROD_R,BKLT:ENG,DBGLED,DPMUX_DEBUG,GPU_ROM:YES,SENSOR_GPU_NONPROD:Y
X425_DEVEL:DVT	ALTERNATE,XDP_DEBUG,BKLT:PROD,SENSOR_NONPROD:N,DBGLED
X425_DEVEL:PVT	XDP_DEBUG
GFX_BOM	VENUS:XTA
XDP_DEBUG	XDP_CONN,XDP_PCH

## Module Parts


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S00058	1	CNW,SR12X,PRQ,C0,2,5,47W,4+3E,1.2,6M,BGA	U0500	CRITICAL	CPU_CRW:BEST
337S00059	1	CNW,SR12V,PRQ,C0,2,8,47W,4+3E,1.2,6M,BGA	U0500	CRITICAL	CPU_CRW:CTO
337S4542	1	IC,QEUV,1PT-M,MM7,C2,SR199,PRQ,FCBGA	U1100	CRITICAL	
338S1247	1	IC,TMT,FR-4C,A0,PRQ,C10,SR199,FCBGA288	U2800	CRITICAL	
338S1264	1	IC,BCM15700A2,S2 PCIE CMRA,8X8,208PCBGA	U3900	CRITICAL	
333S0700	1	IC,SDRAM,4GBIT,DDR3L-1600,QEMGA,96B FBGA	U4000	CRITICAL	
333S00032	32	IC,SDRAM,DDR3L-1600,4GBIT,78B FBGA		CRITICAL	HYNIX_1600
333S0660	32	IC,SDRAM,4GBIT,DDR3L-1600,V80A,78P, FBGA		CRITICAL	MICRON_1600
337S00116	1	IC,GPU,VENUS XTAAL,QK_29K29MM,FCBGA962	U8400	CRITICAL	VENUS:XTA
333S00027	4	IC,GD085,4GBIT,6GBPS,1.5V,25MM,BGA170	U8800,U8850,U8900,U8950	CRITICAL	FB_4G_HYNIX
333S0766	4	IC,GD085,4GBIT,6GBPS,128MX32,25NM,170BGA	U8800,U8850,U8900,U8950	CRITICAL	FB_4G_MICRON

## DRAM SPD Straps

BOM GROUP	BOM OPTIONS
RAM:HYNIX_1600	HYNIX_1600, RAMCFG3:H, RAMCFG2:H, RAMCFG1:L, RAMCFG0:L
RAM:MICRON_1600	MICRON_1600, RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:L

## COMMON/DEVEL BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
685-00042	1	COMMON PARTS,MLB,VENUS,X425G	BASE	CRITICAL	BASE_BOM
985-00050	1	DEV,MLB,VENUS,X425G	DEVEL	CRITICAL	DEVEL_BOM

SYNCH MASTER=CLEAN X305		SYNCH DATE=05/30/2014	
PAGE TITLE			
BOM Configuration			
 Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>		D
	REVISION		
	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<BRANCH>	
		PAGE	2 OF 119
		SHEET	2 OF 97

Programmables - All builds

335S0915	1	IC,SERIAL SPI FLASH ROM,4MBIT,50MHZ,USON	U2890	CRITICAL	TBTROM:BLANK
341S00166	1	T29,FALCON RIDGE(V27.1)PROTO0,X425G	U2890	CRITICAL	TBTROM:PROG
335S0724	1	1MBIT SERIAL FLASH 2K3X0.6MM UDFPFB PKG	U9101	CRITICAL	GPUROM:BLANK
341S3565	1	IC,EDP MUX-95C,(RENESAS) V3.2.8,DVB,D2	U9600	CRITICAL	DEMUXMCU:PROG
337S4313	1	IC,MCU,H8S/2113,9X9MM,TLP-145V	U9600	CRITICAL	DEMUXMCU:BLANK

SMC

338S1214	1	IC,SMC-B1,40MHZ/50DMIPS,SCPL FW,157BGA	U5000	CRITICAL	SMC_PROG:BLANK
341S00157	1	IC,SMC-B1,EXT (V2.25A9) PROTO 0,X425G	U5000	CRITICAL	SMC_PROG:BASE

EFI ROM

335S00007	1	IC,SERIAL FLASH,64MB,3V,WSOIN,6X5MM	U6100	CRITICAL	BOOTROM_BLANK:WIN
335S00006	1	IC,SERIAL FLASH,64MB,3V,WSOIN,6X5MM	U6100	CRITICAL	BOOTROM_BLANK:MAC
341S00239	1	IC,EFI ROM (V0145) EVT,X425	U6100	CRITICAL	BOOTROM_PROG:EVT

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1053	376S0604		ALL	Diodes alt to Fairchild
128S0311	128S0329		ALL	NEC alt to Sanyo
138S0739	138S0706		ALL	Samsung alt to Murata
197S0481	197S0480		ALL	Spacm Alt to NDK
197S0478	197S0479		ALL	NDK Alt to Spacm
371S0713	371S0558		ALL	DDS alt to ST
152S0461	152S1645		ALL	Cyntec alt to Vishay
376S1080	376S0820		ALL	Diodes alt to On Semi
155S0667	155S00008		ALL	Panasonic alt to TDK
376S00074	376S0855		ALL	Toshiba alt to Diodes
376S1129	376S0855		ALL	NXP alt to Diodes
376S1089	376S1128		ALL	NXP alt to Diodes
128S0371	128S0376		ALL	Kemet alt to Sanyo
138S0803	138S0639		ALL	Samsung alt to Murata
138S0843	138S0674		ALL	Samsung alt to Murata
138S0846	138S0811		ALL	Samsung alt to Murata
127S0164	127S0162		ALL	Rohm alt to Vishay
138S0732	138S0715		ALL	Rohm alt to Vishay
128S0364	128S0264		ALL	Kemet alt to Sanyo
333S0704	333S0700		ALL	ELPIDA to HYUNIX U4000
311S0649	311S0541		ALL	ON alt to Toshiba
376S00014	376S0761		ALL	Toshiba alt to Vishay
740S00003	740S0135		ALL	ARM alt to Tyco
740S00004	740S0134		ALL	ARM alt to Littelfuse
107S00029	107S00030		ALL	TFT alt to Cyntec
128S0398	128S0220		ALL	Kemet alt to Sanyo
128S0386	128S0284		ALL	Kemet alt to Sanyo
311S00008	311S0271		ALL	Diodes alt to NXP
128S0393	128S0334		ALL	Kemet alt to Sanyo
311S00007	311S0426		ALL	Diodes alt to NXP
371S00017	371S0749		ALL	Diodes alt to Onsemi
107S00033	107S00034		ALL	TFT alt to Cyntec
107S0240	107S0255		ALL	TFT alt to Cyntec
107S0248	107S0250		ALL	TFT alt to Cyntec
107S00031	107S00032		ALL	TFT alt to Cyntec
107S0249	107S0251		ALL	TFT alt to Cyntec
107S00037	107S00038		ALL	TFT alt to Cyntec
107S00015	107S00011		ALL	TFT alt to Cyntec
128S00008	128S0380		ALL	NEC alt to Sanyo
311S00060	311S0273		ALL	Diodes alt to NXP
353S00133	353S2741		ALL	ON Semi alt to TI
353S00394	353S2162		ALL	ON Semi alt to TI
376S00086	376S0761		ALL	Diodes alt to Vishay
112S00001	112S0254		ALL	Yageo alt to Cyntec
353S00095	353S3328		ALL	Pericom alt to TI
128S0397	128S0325		ALL	Kemet alt to Sanyo
311S00004	311S0370		ALL	ON Semi alt to NXP

SYNC MASTER=J15 MLB

SYNC DATE=10/31/2012

87654321

BOM Configuration

Apple Inc.

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH\_NUM>

SIZE

D

REVISION

<E4LABEL>

BRANCH


<BRANCH>

PAGE

3 OF 119

SHEET

3 OF 97



PD parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
946-3819	1	D2 MLB DYMAX ADHESIVE RES-CURR 29993-0C	EDGE_BOND	CRITICAL	

SYNC MASTER=CLEAN X305G

SYNC DATE=08/08/2014

PD Parts

Apple Inc.

DRAWING NUMBER<SCH\_NUM>D

REVISION<E4LABEL>

BRANCH<BRANCH>

PAGE4 OF 119

SHEET4 OF 97

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED









NOTE: Aliases not used on CPU supply outputs to avoid any extraneous connections.

Max load: 300mA  
PPVCCIO\_S0\_CPU  
MIN LINE WIDTH=0.4 mm  
MIN NECK WIDTH=0.2 mm  
VOLTAGE=1.05V


PLACE\_NEAR=U0500.C50:50.8mm  
PLACE\_SIDE=BOTTOM  
PPVCC\_S0\_CPU  
CPU VCCSENSE P

Max load: 300mA  
PPVCOMP\_S0\_CPU  
MIN LINE WIDTH=0.4 mm  
MIN NECK WIDTH=0.2 mm  
VOLTAGE=1.05V

R0802.2: PLACE\_NEAR=U0500.J50:2.54mm  
R0810.2: PLACE\_NEAR=U0500.J53:38mm  
R0800.2: PLACE\_NEAR=R0810.1:2.54mm


Connections are required for BDW CPU support.

FC\_D5 D5 PP1V05\_S0\_CPU\_VCCST 10 19  
FC\_D3 D3 CPU VCCST\_PWRGD 19


SYNC MASTER=CLEAN X425		SYNC DATE=10/31/2014	
PAGE TITLE			
CPU Power			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.		<BRANCH>	
THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		8	OF 119
I NOT TO REPRODUCE OR COPY IT			
I WILL NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
ALL RIGHTS RESERVED		8	OF 97

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
I NOT TO REPRODUCE OR COPY IT  
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED









NOTE: SSC control is ganged on PCIe 0-3 and 4-7 clocks. PEG-attached (CPU) PCIe devices must use one set, while PCH-attached PCIe devices use the other set. If 2 or less devices are attached to PEG the CLKOUT\_PEG outputs can be used for those devices.

NOTE: ENET pair only used if SD Card Reader is USB3.

Connect to ENET\_MEDIA\_SENSE via alias if HDA = 3.3V.  
Connect to ENET\_MEDIA\_SENSE via 12K R if HDA = 1.5V.  
If HDA = S0, must also ensure that signal cannot be high in S3.

SYNC MASTER=J15 REFERENCE

SYNC DATE=12/18/2012

PCH RTC/HDA/JTAG/SATA/CLK

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH\_NUM>

REVISION

<E4LABEL>

BRANCH


<BRANCH>


PAGE


11 OF 119


SHEET


11 OF 97












SYNC MASTER=J15 REFERENCE

SYNC DATE=12/18/2012

PCH Grounds

 Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH\_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE


16 OF 119

SHEET

16 OF 97







Extra BPM Testpoints

- XDP BPM L<2> TP1802
- XDP BPM L<3> TP1803
- XDP BPM L<4> TP1804
- XDP BPM L<5> TP1805
- XDP BPM L<6> TP1806
- XDP BPM L<7> TP1807

Merged (CPU/PCH) Micro2-XDP

NOTE: This is not the standard XDP pinout.  
Use with 921-0133 Adapter Flex to support chipset debug.

PP1V05 S0

- XDP CPU TDO R1820 51 1 2 5% 1/20W MF 201
- XDP CPU TCK R1823 51 2 2 5% 1/20W MF 201
- XDP CPU PCH TRST R1824 51 2 1 5% 1/20W MF 201

TDI and TMS are terminated in CPU.

PCH/XDP Signals

OMIT (All 10 R's)

Non-XDP Signals

CPU JTAG Isolation


PCH/XDP Signal Isolation Notes:

- 'Output' non-XDP signals require pulls.
- 'Output' PCH/XDP signals require pulls.


R187x and R189x should be placed where signal path needs to split between route from PCH to J1850 and path to non-XDP signal destination (to minimize stub).

Unused PCH/XDP Signals

- XDP DA1 USB EXT C OC L TP1810
- XDP DB1 USB EXT D OC L TP1811
- XDP FC0 HDD PWR EN TP1812
- XDP FC1 GPU GOOD TP1813

SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE			
CPU & PCH XDP			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	18 OF 119
		SHEET	18 OF 97
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



## DGII, DWPOK, Generation



NOTE: ALL\_SYS\_PWRGD must remain low until at least 5ms after all rails are valid.

```

06 03 82 69 58 07 66 55 52      DDMMYY SS
                                BYPASS=U1950::5MOM
                                C1 OF 0
                                PM DCH DWROK
                                VCCST (1.05V SQ) PWBGRD

```



DDU 33MU- Global



## PCIE ME Disable Strap

System R1C Power Source & 32KHZ / 25MHZ Clock Generator	
VDDIO 25M A: SB power rail for XTAL circuit.	<p>If high, ME is disabled. This allows for full re-flashing of SPI ROM.</p> <p>SMC controls strap enable to allow in-field control of strap setting.</p>

VDDIO_25M_B:	Camera power rail for XTAL circuit.	NR 50 43 42 41 40	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	PE3V42_V3M	Q1920 & 5V pull-up allows circuit to work regardless of HDA voltage.
VDDIO_25M_C:	Thunderbolt power rail for XTAL circuit.			Coin-Cell1: VBAT (300-ohm & 10uF RC) Coin-Cell2: VBAT (300-ohm & 10uF RC) Coin-Cell3: 3.42V G3U0-ohm & 10uF RC	
					73 67 66 63 62 61 60 59 58 57 56 55 54 53 52 51 50
					PP5V_S0

NOTE: VDD\_25M must be powered if any VDDIO\_25M\_x is powered.

GreenClk 25MHz Power

PP3V3 S5

Coin-Cell & G3Hot: 3.42V G3Hot

Coin-Cell & No G3Hot: 3.3V S5

No Coin-Cell: 3.3V S5

No bypass necessary

R1920 100K 1/20W MF 201

Q1920 DMN5L06VK-7 SOT563 VER. 5

SPI\_DESCRIPTOR\_OVERRIDE LS5V

SB XTAL Power      PP1V5\_S0  
Camera XTAL Power      PP1V2\_CAM\_XTALPCIEVDD  
TBT XTAL Power      PP3V3\_TBTLC

NOTE: SLG3NB148A provides slow rising edges to PP1V5\_S0, PP1V2\_CAM\_XTALPCIEVDD, PP3V3\_TBTLC, and PP1V2\_CAM\_XTALPCIEVDD.

C1924 1    C1920 1    C1922 1    C1902 1


VBAT and +V3.3A are internally ORED to create VDD\_RTC\_OUT.

PP1V5\_S0

SPI\_DESCRIPTOR\_OVERRIDE

Q1920  
DMN5L06VK-7  
SOT563  
VEE 3

R1921  
1K  
5%  
1/20W  
MF



PCU\_ME Disable Straps

BCH uses HDA SPD as a power-up strap. If low, ME functions normally.



GreenClk 25MHz Power PP3V3 S5

SB XTAL Power PP1V5 S0

Coin-Cell & G3Hot: 3.42V G3Hot  
Coin-Cell & No G3Hot: 3.3V S5  
No Coin-Cell: 3.3V S5  
No bypass necessary


Q1920  
DMN5L06VK-7  
SOT563  
VER 5

SPI\_DESCRIPTOR\_OVERRIDE LS5V

PP1V5 S0


SPI\_DESCRIPTOR\_OVERRIDE

## RIO SD Card Reader Support




### Flexible I/O Aliases

SD Card Reader is always USB3 in this implementation.




### Flexible I/O Configuration Strap

Must pull signal correctly even if always USB or PCIe




## GS3 Connector Support


DEVSLP not supported on LPT-H




## Camera power-up sequencing Support



## LCD HPD Inverter




## HDMI HPD pull-down




## Falcon Ridge Support

RR output is open-drain, no isolation necessary




## Falcon Ridge JTAG Isolation


TBTLC can be on when S0 is off, and vice-versa  
Isolation ensures no leakage to RR or PCH  
U2060 supports I/O's powered when VCC=0V




## PCH 33MHz Clock for DPMUX




## AP PCIe D2R test points




## Platform Reset Connections




## RAM Configuration Straps



## GPIO Glitch Prevention



## Camera PCIe D2R test points




PAGE TITLE		PAGE NUMBER	
Project Chipset Support		20 OF 97	
Apple Inc.		20 OF 119	
NOTICE OF PROPRIETARY PROPERTY:		20 OF 97	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		20 OF 97	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		20 OF 97	
II NOT TO REPRODUCE OR COPY IT		20 OF 97	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		20 OF 97	
IV ALL RIGHTS RESERVED		20 OF 97	


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM\_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE\_CPU\_MEM\_L GPIO state during S3<->S0 transitions determines behavior of signals.  
WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM\_RESET\_L not isolated.  
WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM\_RESET\_L isolated.

CPUVDDQ\_EN = (ISOLATE\_CPU\_MEM\_L + PM\_SLP\_S3\_L) \* PM\_SLP\_S4\_L  
MEMVTT\_EN = (ISOLATE\_CPU\_MEM\_L + PLT\_RST\_L) \* PM\_SLP\_S3\_L  
MEM\_RESET\_L = !ISOLATE\_CPU\_MEM\_L + CPU\_MEM\_RESET\_L




### MEM S0 "PGOOD" for CPU



### MEMVTT Clamp


Ensures CKE signals are held low in S3



Step	SOLATE_CPU_MEM_L	PLT_RST_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	CPUVDDQ_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
1	1	0	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
4	0	0	1	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	7	1	1	1	1	CPU_MEM_RESET_L	1	1

(\*) CPU\_MEM\_RESET\_L asserts due to loss of PM\_MEM\_PWRGD, must wait for software to clear before deasserting ISOLATE\_CPU\_MEM\_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE\_CPU\_MEM\_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM\_RESET\_L will not properly assert. Software must deassert ISOLATE\_CPU\_MEM\_L and then generate a valid reset cycle on CPU\_MEM\_RESET\_L.

SYNC MASTER=CLEAN MAXWELL		SYNC DATE=07/02/2014	
PAGE TITLE			
CPU Memory S3 Support			
		DRAWING NUMBER	
Apple Inc.		<SCH_NUM>	
<p>NOTICE OF PROPRIETARY PROPERTY:</p> <p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:</p> <p>I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE</p> <p>II NOT TO REPRODUCE OR COPY IT</p> <p>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART</p> <p>IV ALL RIGHTS RESERVED</p>		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	
		21 OF 119	
		SHEET	
		21 OF 97	

CPU-Based Margining

NOTE: CPU DAC output step sizes:  
DDR3 (1.5V) 7.70mV per step  
DDR3L (1.35V) 6.99mV per step  
LPDDR3 (1.2V) 7.70mV per step

**VRef Dividers**  
Always used, regardless of margining option.

NOTE: CPU has single output for VREFCA.  
Connected to 4 DRAMs.

CPU-Based Margining

NOTE: CPU DAC output step sizes:  
DDR3 (1.5V) 7.70mV per step  
DDR3L (1.35V) 6.99mV per step  
LPDDR3 (1.2V) 7.70mV per step

**VRef Dividers**  
Always used, regardless of margining option.

CRITICAL  
02220  
DMN5L06VK-7  
SOT563  
VER 5

CRITICAL  
02220  
DMN5L06VK-7  
SOT563  
VER 5

CRITICAL  
02260  
DMN5L06VK-7  
SOT563  
VER 5

CRITICAL  
02260  
DMN5L06VK-7  
SOT563  
VER 5

NOTE: CPU has single output for VREFCA.  
Connected to 4 DRAMs.

MEMRESET ISOL LS5V L

CPU DIMMA VREFDO

CPU DIMMB VREFDO

CPU DIMM VREFCA

CPU MEM VREFDO A ISOL

CPU MEM VREFDO B ISOL

CPU MEM VREFCA ISOL

R2223

R2222

C2220

R2220

R2243

R2242

C2240

R2240

R2263

R2262

C2260

R2260

PP1V35 S3 MEM

PP0V75 S3 MEM VREFDO A

PP0V75 S3 MEM VREFDO B

PP0V75 S3 MEM VREFCA

21

89 7

7

23 24 25 26 27 45 84 92

23 24 85 89 92

25 26 85 89

23 24 25 26 85 89 92

PAGE TITLE		SYNC MASTER=CLEAN X425		SYNC DATE=08/11/2014	
DDR3 VREF MARGINING		DRAWING NUMBER		SIZE	
Apple Inc.		<SCH_NUM>		D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR PUBLISH IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION		PAGE	
		<E4LABEL>		22 OF 119	
		<BRANCH>		22 OF 97	

CPU-Based Margining

NOTE: CPU DAC output step sizes:  
DDR3 (1.5V) 7.70mV per step  
DDR3L (1.35V) 6.99mV per step  
LPDDR3 (1.2V) 7.70mV per step

**VRef Dividers**  
Always used, regardless of margining option.

NOTE: CPU has single output for VREFCA.  
Connected to 4 DRAMs.

CPU-Based Margining

NOTE: CPU DAC output step sizes:  
DDR3 (1.5V) 7.70mV per step  
DDR3L (1.35V) 6.99mV per step  
LPDDR3 (1.2V) ?..?mV per step

VRef Dividers  
Always used, regardless of margining option.

CRITICAL  
O22220  
DMN5L06VK-7  
SOT563  
VER 5

MEMRESET ISOL LS5V L

89 7 CPU DIMMA VREFDO  
MIN LINE WIDTH=0.3 mm  
MIN NECK WIDTH=0.2 mm

CPU MEM VREFDO A ISOL  
MIN LINE WIDTH=0.3 mm  
MIN NECK WIDTH=0.2 mm

R2223  
1 2  
1/20W MF 0201  
PLACE\_NEAR=R2221.2:1mm

C2220  
1 2  
0.022UF 10V X5R-CERM 0201

PP1V35 S3 MEM  
23 24 25 26 27 45 84 92

R2221  
1K 1% 1/20W MF 0201

PP0V75 S3 MEM VREFDO A  
23 24 85 89 92  
MIN LINE WIDTH=0.3 mm  
MIN NECK WIDTH=0.2 mm

R2222  
1 2  
1K 1% 1/20W MF 0201

R2220  
1 2  
24.9 1% 1/20W MF 0201

CRITICAL  
O22220  
DMN5L06VK-7  
SOT563  
VER 5

89 7 CPU DIMMB VREFDO  
MIN LINE WIDTH=0.3 mm  
MIN NECK WIDTH=0.2 mm

CPU MEM VREFDO B ISOL  
MIN LINE WIDTH=0.3 mm  
MIN NECK WIDTH=0.2 mm

R2243  
1 2  
1/20W MF 0201  
PLACE\_NEAR=R2241.2:1mm

C2240  
1 2  
0.022UF 10V X5R-CERM 0201

PP0V75 S3 MEM VREFDO B  
25 26 85 89  
MIN LINE WIDTH=0.3 mm  
MIN NECK WIDTH=0.2 mm

R2242  
1 2  
1K 1% 1/20W MF 0201

R2240  
1 2  
24.9 1% 1/20W MF 0201

CRITICAL  
O22260  
DMN5L06VK-7  
SOT563  
VER 5

7 CPU DIMM VREFCA  
MIN LINE WIDTH=0.3 mm  
MIN NECK WIDTH=0.2 mm

CPU MEM VREFCA ISOL  
MIN LINE WIDTH=0.3 mm  
MIN NECK WIDTH=0.2 mm

R2263  
1 2  
1/20W MF 0201  
PLACE\_NEAR=R2261.2:1mm


C2260  
1 2  
0.022UF 10V X5R-CERM 0201

PP0V75 S3 MEM VREFCA  
23 24 25 26 85 89 92  
MIN LINE WIDTH=0.3 mm  
MIN NECK WIDTH=0.2 mm

R2262  
1 2  
1K 1% 1/20W MF 0201

R2260  
1 2  
24.9 1% 1/20W MF 0201

NOTE: CPU has single output for VREFCA.  
Connected to 4 DRAMs.


[illegible]

CPU-Based Margining

NOTE: CPU DAC output step sizes:  
DDR3 (1.5V) 7.70mV per step  
DDR3L (1.35V) 6.99mV per step  
LPDDR3 (1.2V) 7.70mV per step


VRef Dividers  
Always used, regardless of margining option.

NOTE: CPU has single output for VREFCA.  
Connected to 4 DRAMs.



SYNC MASTER=J15 MLB  
PAGE TITLE  
DDR3 SDRAM Bank A (1 OF 2)  
DRAWING NUMBER  
<SCH\_NUM>  
REVISION  
<E4LABEL>  
BRANCH  
<BRANCH>  
PAGE  
23 OF 119  
SHEET  
23 OF 97


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED




SYNC MASTER=J15 MLB  
PAGE TITLE  
DDR3 SDRAM Bank A (2 OF 2)  
Apple Inc.  
NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

SYNC DATE=10/31/2012  
DRAWING NUMBER  
<SCH NUM>  
REVISION  
<E4LABEL>  
BRANCH  
<BRANCH>  
PAGE  
24 OF 119  
SHEET  
24 OF 97









SYNC MASTER=J15 MLB  
PAGE TITLE  
DDR3 SDRAM Bank B (1 OF 2)  
Apple Inc.  
DRAWING NUMBER  
<SCH NUM>  
REVISION  
<E4LABEL>  
BRANCH  
<BRANCH>  
PAGE  
25 OF 119  
SHEET  
25 OF 97  
NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED




SYNC MASTER=J15 MLB  
PAGE TITLE  
DDR3 SDRAM Bank B (2 OF 2)  
Apple Inc.  
DRAWING NUMBER  
<SCH\_NUM>  
REVISION  
<E4LABEL>  
BRANCH  
<BRANCH>  
PAGE  
26 OF 119  
SHEET  
26 OF 97  
NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED








EDP current / power consumption figures copied from R68 schematic (Rev 2, dated October 28, 2012, not available on IBL).

SYNC MASTER=CLEAN X425		SYNC DATE=10/30/2014	
PAGE TITLE		Thunderbolt Host (2 of 2)	
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	29 OF 119
		SHEET	29 OF 97


Page Notes


Power aliases required by this page:  
- =PPVIN\_SW\_TBTBST (8-13V Boost Input)  
- =PP15V\_TBT\_REG (15V Boost Output)  
Signal aliases required by this page:  
(NONE)  
BOM options provided by this page:  
(NONE)

Thunderbolt 15V Boost Regulator



BATLOW# Isolation



SYNC MASTER=CLEAN X305		SYNC DATE=06/24/2014	
PAGE TITLE			
Thunderbolt Mobile Support			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	30 OF 119
		SHEET	30 OF 97

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

D



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3210,R3213		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3211,R3214		TBTHV:P12V

B

A

514-0876

Sink HPD range:  
High: 2.0 - 5.0V  
Low: 0 - 0.8V

D


C

B

A

### 3.3V/HV Power MUX


V3P3 must be S4 to support wake from Thunderbolt devices.




For 12V systems:


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3310,R3313		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3311,R3314		TBTHV:P12V

Nominal Min Max  
IHVS0/S3 1120mA 1090mA 1170mA (12W minimum)




### Thunderbolt Connector B




SYNC MASTER=CLEAN X425		SYNC DATE=10/30/2014	
PAGE TITLE			
Thunderbolt Connector B			
		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE		<BRANCH>	
PROPERTY OF APPLE INC.		PAGE	
THE POSSESSOR AGREES TO THE FOLLOWING:		33	OF 119
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		32	OF 97
IV ALL RIGHTS RESERVED			





NOTE: Stuff non-zero value for R3557 to see which end is driving low

SYNC MASTER=CLEAN X425		SYNC DATE=10/30/2014	
PAGE TITLE			
X87 CONNECTOR			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	35 OF 119
		SHEET	33 OF 97

D

C

B


A


D


C


B


A




SYNC MASTER=CLEAN X425		SYNC DATE=08/15/2014	
PAGE TITLE			
SSD Connector			
 Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	37 OF 119
		SHEET	34 OF 97














SYNC MASTER=CLEAN MAXWELL		SYNC DATE=07/02/2014	
PAGE TITLE			
KEYBOARD/TRACKPAD ( 2 OF 2 )			
	Apple Inc.		DRAWING NUMBER <b>&lt;SCH_NUM&gt;</b>
			REVISION <b>&lt;E4LABEL&gt;</b>
	NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <b>&lt;BRANCH&gt;</b>
			PAGE <b>49 OF 119</b>
		SHEET <b>39 OF 97</b>	








SYNC MASTER=CLEAN X305

SYNC DATE=06/24/2014

SMC Shared Support

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH\_NUM> D

REVISION

<E4LABEL>

BRANCH

<BRANCH>


PAGE


51 OF 119


SHEET


41 OF 97









SYNC MASTER=CLEAN X305 PEG		SYNC DATE=02/18/2014			
PAGE TITLE					
High Side Voltage and Current Sensing					
 Apple Inc.	DRAWING NUMBER		SIZE		
	<SCH_NUM>		D		
	REVISION		<E4LABEL>		
	BRANCH		<BRANCH>		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			PAGE		
			54 OF 119		
			SHEET		
			44 OF 97		







PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S00107	3	IC, OPAMP, NCS33Q3, SC70-5	U5500, U5540, U5590	CRITICAL	


SYNC MASTER=CLEAN X425G		SYNC DATE=09/10/2014	
PAGE TITLE			
Load Side Voltage and Current Sensing			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	55 OF 119
		SHEET	45 OF 97





PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	5	RES,MTL FILM,100K,5,1/20W,0201,SMD,LF	C5601,C5631,C5600,C5681,C5671		SENSOR_NONPROD:N




SYNC MASTER=CLEAN X305		SYNC DATE=01/14/2014	
PAGE TITLE			
Debug Sensors			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	
		<BRANCH>	
		PAGE	
		56	119
		SHEET	
		46	97







SYNC MASTER=CHANG J45		SYNC DATE=11/26/2012	
PAGE TITLE			
Thermal Sensors			
 Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
	REVISION	<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	58 OF 119
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	48 OF 97
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE			
Fan Connectors			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	60 OF 119
		SHEET	49 OF 97




SPI ROM  
Quad-I/O Mode (Mode 0 & 3) supported.  
SPI Frequency: 50MHz for CPU, 20MHz for SMC.


SPI+SWD SAM Connector

SPI Bus Series Termination

Sam Card ROM Slave


SPI ROM Slave

SYNC MASTER=CLEAN X425		SYNC DATE=08/15/2014	
PAGE TITLE			
SPI Debug Connector			
 Apple Inc.		DRAWING NUMBER <SCH_NUM> D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION <E4LABEL>	
		BRANCH <BRANCH>	
		PAGE 61 OF 119	
		SHEET 50 OF 97	





4.5V POWER SUPPLY FOR CODEC  
APPLE P/N 353S2456

PLACE XW6201 NEAR 5V SOURCE





PLACE XW6200 BENEATH U6200, BETWEEN PINS 2 & 5


SYNC MASTER=JOE J45		SYNC DATE=07/30/2013	
PAGE TITLE		AUDIO:CODEC, ANALOG	
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		62 OF 119	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		51 OF 97	




4X MONO SPEAKER AMPLIFIERS (MAX98300 & SSM2375)  
APN: 353S2888 & 353S2958  
GAIN = +3 DB  
1ST ORDER FC (L&R) = NOM 569 HZ  
1ST ORDER FC (SUB) = NOM 9 HZ



SYNC MASTER=JOE J45		SYNC DATE=07/30/2013	
PAGE TITLE			
AUDIO: SPEAKER AMP			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	64 OF 119
		SHEET	53 OF 97





CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL
HP/HS OUT	0X02 (2)	0X02 (2)	0X10 (16)	N/A
TWEETERS	0X03 (3)	0X03 (3)	0X12 (18)	CODEC GPIO0
SUB	0X04 (4)	0X04 (4)	0X13 (19)	CODEC GPIO0
SPDIF OUT	N/A	0X0E (14)	0X21 (33)	N/A

CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF
DMIC 1	0X09 (9)	0X1C (28)	3.3V
DMIC 2	0X09 (9)	0X1C (28)	3.3V
HEADSET MIC	0X07 (7)	0X18 (24)	2.7V

OTHER CODEC GPIO LINES

LEFT SPEAKER ID	GPIO2	INPUT	HIGH = FG, LOW = MERRY
RIGHT SPEAKER ID	GPIO3	INPUT	HIGH = FG, LOW = MERRY
DFET CONTROL	GPIO4	OUTPUT	HIGH = DFETs OPEN

2-MIC CONNECTOR  
APN: 518S0769

SPEAKER CONNECTOR  
HP=80HZ  
APN: 518S0762

CRITICAL  
J6602  
78171-6006  
M-RT-SM


CRITICAL  
J6603  
78171-6006  
M-RT-SM

APN: 514-0875

J6600  
AUDIO-SPDIF-J44

SYNC MASTER=CLEAN X305		SYNC DATE=06/24/2014	
PAGE TITLE			
AUDIO: JACK TRANSLATORS			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
66 OF 119		55 OF 97	

MagSafe DC Power Jack



1-Wire OverVoltage Protection

The chassis ground will otherwise float and can send transients onto ADAPTER\_SENSE when AC is connected.


When input voltage is 2V the FET will be off blocking the leakage path and 22.1K can be properly detected.

When input voltage is at 16V+, FET will conduct and power charger and 3.42V reg


3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC VRef generator


NOTE: R7097 can be replaced by SHORT at PVT

SYNC MASTER=CLEAN X425		SYNC DATE=11/04/2014	
PAGE TITLE			
DC-In & Battery Connectors			
		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.		<BRANCH>	
THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		70	OF 119
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		56	OF 97












SYNC MASTER=CLEAN X425		SYNC DATE=01/09/2015	
PAGE TITLE		CPU VR12.5 VCC Power Stage	
Apple Inc.		DRAWING NUMBER	<SCH_NUM>
		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	73 OF 119
		SHEET	59 OF 97

DDR3L (1V35 S3) REGULATOR



SYNC MASTER=CLEAN X305		SYNC DATE=01/15/2014	
PAGE TITLE			
1.35V DDR3L SUPPLY			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	<E4LABEL>		
	BRANCH		
	<BRANCH>		
PAGE		74 OF 119	
SHEET		60 OF 97	




NOTE: MIRROR C7581 and C7586


NOTE: MIRROR C7540 and C7541


NOTE: Change R7522 to XW7522 at PVT

NOTE: Change R7562 to XW7562 at PVT


SYNC MASTER=CLEAN X425		SYNC DATE=11/04/2014	
PAGE TITLE			
5V / 3.3V Power Supply			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	75 OF 119
		SHEET	61 OF 97


1V05 S0 REGULATOR




SYNC MASTER=CLEAN X305_PEG		SYNC DATE=02/18/2014	
PAGE TITLE			
1V05V POWER SUPPLY			
 Apple Inc.	DRAWING NUMBER	<SCH_NUM>	SIZE
	REVISION	<E4LABEL>	D
	BRANCH	<BRANCH>	
	PAGE	76 OF 119	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			SHEET 62 OF 97

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES,MTL FILM,0 OHM,1A MAX,0402,SMD	R7723,R7724		BKLT:PROD




SYNC MASTER=CLEAN X425		SYNC DATE=10/30/2013	
PAGE TITLE			
LCD/KBD Backlight Driver			
	Apple Inc.		DRAWING NUMBER <b>&lt;SCH_NUM&gt;</b>
			SIZE <b>D</b>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I II NOT TO REPRODUCE OR COPY IT I III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION <b>&lt;E4LABEL&gt;</b> BRANCH <b>&lt;BRANCH&gt;</b> PAGE <b>77 OF 119</b> SHEET <b>63 OF 97</b>	

1.5V S0 Regulator




1.05V SUS LDO

Lynx Point-H requires JTAG pull-ups to be powered at 1.05V in SUS.  
Pull-ups (3) must be 51 ohms to support XDP (not required in production).  
70mA is required to support pull-ups. Alternative is strong voltage  
dividers (200/100) to 3.3V SUS, which burns 100mW in all S-states.








PBUS ONLY CONTROL INPUTS

SYSTEM STATE	SMC_ACTUATOR_DISABLE_L	TPAD_ACTUATOR_THRMTRIP_L	T101 POWER
G3H, S5	X	X	0 V
S4, S3, S0	Hi-Z	Hi-Z	PBUS
S4, S3, S0	0 V	X	0 V
S4, S3, S0	X	0 V	0 V

SYNC MASTER=CLEAN MAXWELL

SYNC DATE=07/02/2014

X249 POWER SUPPLY

 Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER  
<SCH\_NUM>

REVISION  
<E4LABEL>


BRANCH  
<BRANCH>

PAGE  
79 OF 119

SHEET  
65 OF 97

SIZE  
D






SYNC MASTER=J45\_IG


SYNC DATE=07/01/2014


Power Control 1/ENABLE		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<E4LABEL>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	81 OF 119
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	67 OF 97
IV ALL RIGHTS RESERVED			

Venus GPU requires rails to come up in the following order:

- 1) GPU\_3.3V
- 2) GPU\_0V95 (BIF\_VDDC) & GPU\_1V8 (VDD\_CT)
- 3) GPUVCORE
- 4) VDDCI
- 5) FB VRAM MVDD



SYNC MASTER=MARY X425G		SYNC DATE=09/11/2014	
PAGE TITLE			
Power Sequencing EG/PGOOD			
	Apple Inc.		DRAWING NUMBER <b>&lt;SCH_NUM&gt;</b>
			SIZE <b>D</b>
		REVISION <b>&lt;E4LABEL&gt;</b>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<b>&lt;BRANCH&gt;</b>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		PAGE	<b>82 OF 119</b>
		SHEET	<b>68 OF 97</b>



LCD PANEL INTERFACE (eDP)

CRITICAL  
J8300  
20525-130E-01  
F-RT-SM

5V TCON Switch

Part	SLG5AP1443V
Type	Load Switch
R(on)	17 mOhm Typ 19 mOhm Max
Current	2.5 A Max

3.3V TCON Switch

Part	TPS22904(353S3979)
Type	Load Switch
R(on)	66 mOhm Typ 90 mOhm Max
Current	0.5A Max

LCD Panel HPD & AUX strapping

SYNC MASTER=MARY X425G

SYNC DATE=12/11/2014

Apple Inc.

Apple logo

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

REVISION

<SCH\_NUM>

BRANCH


<E4LABEL>

PAGE

83 OF 119

SHEET

69 OF 97





Page Notes

Power aliases required by this page:  
-->P0V95\_GPU\_PCIE

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)


SYNC MASTER=MARY X425G		SYNC DATE=08/22/2014	
PAGE TITLE			
Venus PCI-E			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	84 OF 119
		SHEET	70 OF 97























Page Notes

Power aliases required by this page:

- \*P0V95\_S0GPU
- \*P0V95\_S0GPU\_CD
- \*P0V95\_S0GPU\_EF
- \*P0V95\_S0GPU\_AB
- \*P0V95\_S0GPU\_CD
- \*P0V95\_S0GPU\_EF

Signal aliases required by this page:

(NONE)

ROM options provided by this page:

(NONE)

U8400 VENUS-XT (8 OF 9)			U8400 VENUS-XT (9 OF 9)		
AB39	E39	F39	A3	A37	F31
G33	G34	H31	AA2	AA16	F7
H34	H39	J31	AA21	AA18	F9
K31	K34	J34	AA23	AA22	G2
K39	K34	J34	AA26	AA23	G6
L31	L34	J34	AA28	AA22	H9
L34	L34	J34	AA6	AA21	J2
M34	M39	J34	AB12	AB2	J27
N31	N34	J34	AB15	AB28	J6
N34	N34	J34	AB17	AB2	J8
P31	P34	J34	AB20	AB2	K14
P34	P34	J34	AB22	AB2	K7
P39	P39	J34	AB24	AB2	L11
R34	R34	J34	AB27	AB2	L17
T31	T31	J34	AC11	AC11	L2
T34	T34	J34	AC16	AC16	L22
T39	T39	J34	AC18	AC18	L24
U31	U31	J34	AC2	AC2	L6
U34	U34	J34	AC21	AC21	M17
V34	V34	J34	AC23	AC23	M22
V39	V39	J34	AC26	AC26	M24
W31	W31	J34	AC28	AC28	N16
W34	W34	J34	AC6	AC6	N18
Y34	Y34	J34	AD15	AD15	N2
Y39	Y39	J34	AD17	AD17	N21
NC X AW1	NC X AW1	J34	AD20	AD20	N23
NC X AW39	NC X AW39	J34	AD22	AD22	N26
		J34	AD24	AD24	N6
		J34	AD27	AD27	R15
		J34	AD9	AD9	R17
		J34	AE2	AE2	R20
		J34	AE6	AE6	R22
		J34	AF10	AF10	R24
		J34	AF16	AF16	R27
		J34	AF18	AF18	R6
		J34			T11
		J34			T13
		J34			T16
		J34			T18
		J34			T21
		J34			T23
		J34			T26
		J34			U15
		J34			U17
		J34			U2
		J34			U20
		J34			U22
		J34			U24
		J34			U27
		J34			U6
		J34			V11
		J34			V16
		J34			V39
		J34			E35
		J34			E5
		J34			F11
		J34			F13
		J34			F15
		J34			F17
		J34			F19
		J34			F21
		J34			F23
		J34			F25
		J34			F27
		J34			F29

CONFIG STRAPS - MLPS

-----

PCIe Gen3 Enabled, Full-Swing, TX De-Emp Enabled

VBIOS Disabled, Boot from EFI

VGA Enabled

All Ports Audio-Capable Display Output

256MB FB Aperture Size

EFI BOOT (NO ROM)

PS\_0: R9120=8.45K,R9211=2K,C9210=0.082uF

PS\_1: R9122=8.45K,R9213=2K,C9211NOSTUFF

PS\_2: R9214 NOSTUFF,R9215=4.75K,C9213=0.68uF

PS\_2: R9216 NOSTUFF,R9217=4.75K,C9213=0.68uF

GPIO\_28 pull low at power up

	PU(ohm)	PD(OHM)	C(uF)
PS_0			
EFI BOOT (NO ROM)	8.45K	2K	0.082
ROM BOOT	3.24K	5.62K	0.082
PS_1			
EFI BOOT (NO ROM)	8.45K	2K	NC
ROM BOOT	8.45K	2K	NC
PS_2			
EFI BOOT (NO ROM)	NC	4.75K	0.68
ROM BOOT	4.53K	4.99K	0.68
PS_3			
EFI BOOT (NO ROM)	NC	4.75K	0.68
ROM BOOT	NC	4.75K	0.68

SYNC MASTER=MARY X425G

SYNC DATE=09/22/2014

VENUS DP PWR/GNDs

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH\_NUM>

REVISION

<E4LABEL>

BRANCH


<BRANCH>

PAGE

92 OF 119

SHEET


78 OF 97





PAGE TITLE		DRAWING NUMBER		SIZE	
GFX IMVP VCore Regulator		<SCH_NUM>		D	
Apple Inc.		REVISION		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH		<BRANCH>	
		PAGE		93 OF 119	
		SHEET		79 OF 97	

















85 49

PP3V3\_S3\_FAN\_CTL

==

PP3V3\_S3\_FAN\_CTL

49 85

RA201

1

0

2

PP3V3\_S5

12 14 15 17 18 19 21 31 32 33

RA202

1

0

2

PP3V3\_S4

20 33 38 41 42 45 46 65 66 67

85 14

BT\_PWRST\_L

85 14

MEM\_VDD\_SEL\_1V5\_L

85 14

FW\_PWR\_EN\_PCH

85 14

WOL\_EN

85 14

FW\_PME\_L

85 11

DP\_TBT\_SEL

85 11

ENET\_MEDIA\_SENSE\_RDIV

85 12

AUD\_IPHS\_SWITCH\_EN\_PCH

85 12

AUD\_IP\_PERIPHERAL\_DET

85 12

AUD\_I2C\_INT\_L

85 14

TBT\_GO2SX\_BIDIR

85 12

DEMUX\_UC\_IRO

85 11

PEG\_CLKREQ\_L

85 11

ENET\_CLKREQ\_L

85 12

ENET\_LOW\_PWR\_PCH

85 28

HDMITBTMUX\_SEL\_TBT

85 12

SDCONN\_OC\_L

85 14

LPCPLUS\_GPIO

Signal Aliases

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH\_NUM>

SIZE

D

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

102 OF 119

SHEET

85 OF 97

# Functional Test Points

FUNC_TEST J3501 - airport	
TRUE AP CLKREQ O L	33
TRUE AP RESET CONN L	33
TRUE PCIE AP D2R PI N	91
TRUE PCIE AP D2R PI P	91
TRUE PCIE AP R2D N	33 91
TRUE PCIE AP R2D P	33 91
TRUE PCIE CLK100M AP CONN N	33 91
TRUE PCIE CLK100M AP CONN P	33 91
TRUE PCIE WAKE L	12 33 35 91
TRUE PP3V3 S3RS4 BT F	33
TRUE PP3V3 WLAN	33 41
TRUE USB BT CONN N	33 90
TRUE USB BT CONN P	33 90
TRUE WIFI EVENT L	33 40 41
TRUE GND	4X

J4002 - Camera	
TRUE MIPI CLK CONN N	36 94
TRUE MIPI CLK CONN P	36 94
TRUE CAM SENSOR WAKE L CONN	36
TRUE MIPI DATA CONN N	36 94
TRUE MIPI DATA CONN P	36 94
TRUE SMBUS SMC 0 S0 SDA	36 40 43 48 69 76 85 86 95
TRUE SMBUS SMC 0 S0 SCL	36 40 43 48 69 76 85 86 95
TRUE I2C CAM SCK	35 36
TRUE I2C CAM SDA	35 36
TRUE PP5V S3RS0 ALSCAM F	36
TRUE GND	

J9500 - rio coax	
TRUE HDMI EG CLK N	76 81 97
TRUE HDMI EG CLK P	76 81 97
TRUE HDMI EG DATA N<0>	76 81 97
TRUE HDMI EG DATA N<1>	76 81 97
TRUE HDMI EG DATA N<2>	76 81 97
TRUE HDMI EG DATA P<0>	76 81 97
TRUE HDMI EG DATA P<1>	76 81 97
TRUE HDMI EG DATA P<2>	76 81 97

TRUE USB3 SD D2R N	13 20 81 91
TRUE USB3 SD D2R P	13 20 81 91
TRUE USB3 SD R2D C N	13 20 81 91
TRUE USB3 SD R2D C P	13 20 81 91
TRUE USB3 EXTB D2R N	13 81 90
TRUE USB3 EXTB D2R P	13 81 90
TRUE USB3 EXTB R2D N	81 90
TRUE USB3 EXTB R2D P	81 90
TRUE USB EXTB N	13 81 90
TRUE USB EXTB P	13 81 90
TRUE GND	19X

J9510 - rio flex	
TRUE SD PWR EN	13 18 81
TRUE HDMI DDC CLK	
TRUE HDMI DDC DATA	
TRUE HDMI HPD	20 81 82
TRUE SMBUS PCH CLK	13 18 43 81 85 91
TRUE SMBUS PCH DATA	13 18 43 81 85 91
TRUE PM SLP S3 BUF L	51 66 67 81 82
TRUE PM SLP S4 L	12 21 33 37 40 67 81
TRUE PP3V3 S3	3X 13 20 21 43 45 46 66 81 82
TRUE PP3V3 S4	20 33 38 41 42 45 46 65 66 67
TRUE PP5V S4	5X 37 38 51 61 66 67 69 81 84
TRUE RIO SDCONN STATE CHANGE L	86
TRUE USB EXTB OC L	18 81
TRUE GND	10X

J5150 - hall effect	
TRUE PP3V42 G3H	19 34 37 38 40 41 42 43 50 56
TRUE SMC LID R	42
TRUE GND	

J6050 - left fan	
TRUE FAN LT PWM	49
TRUE FAN LT TACH	49
TRUE PP5V S0	3X 18 19 36 49 58 59 62 63 66
TRUE GND	5X

J6060 - right fan	
TRUE FAN RT PWM	49
TRUE FAN RT TACH	49
TRUE PP5V S0	3X 18 19 36 49 58 59 62 63 66
TRUE GND	5X

FUNC_TEST J6100 - spi	
TRUE PP3V42 G3H	19 34 37 38 40 41 42 43 50 56
TRUE SMC RESET L	40 41 50 57
TRUE SMC TCK	40 41 50
TRUE SMC TMS	40 41 50
TRUE SPIROM USE MLB	14 50
TRUE GND	2X

J4801 - ipd flex	
TRUE USB TPAD N	13 38 90
TRUE USB TPAD P	13 38 90
TRUE IOXP2 INT L	38
TRUE I2C IOXP SCL	38
TRUE I2C IOXP SDA	38
TRUE SMC PME S4 WAKE L	13 38 40 42
TRUE TPAD ACTUATOR THRMTTRIP L	38 65
TRUE TPAD VBUS EN	38 67
TRUE SMBUS SMC 2 S3 SCL	38 40 43 95
TRUE SMBUS SMC 2 S3 SDA	38 40 43 95
TRUE SMC LID	38 40 41 42
TRUE SMC ACTUATOR EN L	38 40
TRUE PPVIN S4 TPAD	4X 38 45 84
TRUE GND ACTUATOR	4X 38
TRUE PP3V3 S4	20 33 38 41 42 45 46 65 66 67
TRUE PP5V S4	81 84 85 86
TRUE GND	2X

J4813 - keyboard	
TRUE PP3V3 S4	20 33 38 41 42 45 46 65 66 67
TRUE PP3V42 G3H	19 34 37 38 40 41 42 43 50 56
TRUE WS CONTROL KBD	38
TRUE WS KBD1	38
TRUE WS KBD10	38
TRUE WS KBD11	38
TRUE WS KBD12	38
TRUE WS KBD13	38
TRUE WS KBD14	38
TRUE WS KBD15 CAP	38
TRUE WS KBD16 NUM	38
TRUE WS KBD17	38
TRUE WS KBD18	38
TRUE WS KBD19	38
TRUE WS KBD20	38
TRUE WS KBD21	38
TRUE WS KBD22	38
TRUE WS KBD23	38
TRUE WS KBD3	38
TRUE WS KBD4	38
TRUE WS KBD5	38
TRUE WS KBD6	38
TRUE WS KBD7	38
TRUE WS KBD8	38
TRUE WS KBD9	38
TRUE WS KBD ONOFF L	38
TRUE WS LEFT OPTION KBD	38
TRUE WS LEFT SHIFT KBD	38
TRUE GND	2X

J4915 - kbd bklt	
TRUE KBDBKLT RETURN1	2X 39 63
TRUE KBDBKLT RETURN2	2X 39 63
TRUE PPVOUT S0 KBDBKLT	39 63
TRUE GND	4X

J6601 - mic	
TRUE DMIC CLK3	52 55
TRUE PP3V3 S0	66 67 68 69 82 83 84 86 96
TRUE DMIC SDA2	55
TRUE DMIC SDA3	52 55
TRUE GND	

J6602 - L speaker	
TRUE SPKRCONN L ID	52 55
TRUE SPKRCONN L OUT N	53 55 96
TRUE SPKRCONN L OUT P	53 55 96
TRUE SPKRCONN SL OUT N	53 55 96
TRUE SPKRCONN SL OUT P	53 55 96
TRUE GND	

J6603 - R speaker	
TRUE SPKRCONN R ID	52 55
TRUE SPKRCONN R OUT N	53 55 96
TRUE SPKRCONN R OUT P	53 55 96
TRUE SPKRCONN SR OUT N	53 55 96
TRUE SPKRCONN SR OUT P	53 55 96
TRUE GND	

J7000 - DC PWR	
TRUE ADAPTER SENSE	56
TRUE PP20V DCIN FUSE	2X 56
TRUE GND	2X

J7050 - battery	
TRUE PPVBAT G3H CONN	8X 56 57
TRUE SMBUS SMC 5 G3 SCL	40 43 56 57 95
TRUE SMBUS SMC 5 G3 SDA	40 43 56 57 95
TRUE SYS DETECT L	56
TRUE GND	8X

J8300 - eDP	
TRUE DP INT AUX N	69 97
TRUE DP INT AUX P	69 97
TRUE DP INT ML N<0>	69 97
TRUE DP INT ML N<1>	69 97
TRUE DP INT ML N<2>	69 97
TRUE DP INT ML N<3>	69 97
TRUE DP INT ML P<0>	69 97
TRUE DP INT ML P<1>	69 97
TRUE DP INT ML P<2>	69 97
TRUE DP INT ML P<3>	69 97
TRUE LCD FSS	69 82 85
TRUE LCD HPD CONN	69
TRUE LCD BKLT PWM R	63 69
TRUE SMBUS SMC 0 S0 SDA	36 40 43 48 69 76 85 86 95
TRUE SMBUS SMC 0 S0 SCL	36 40 43 48 69 76 85 86 95
TRUE I2C BKLT SDA	63 69 85
TRUE I2C BKLT SCL	63 69 85
TRUE PP5VR3V3 SW LCD	3X 69
TRUE PPVOUT S0 LCDBKLT	63 69
TRUE GND	16X

Power Rails	
TRUE PM SLP S3 L	12 21 40 67
TRUE PPVTT S0 DDR	21 27 60 84
TRUE PP3V3 S0	66 67 68 69 82 83 84 86 96 34
TRUE PP3V3 S3	43 44 45 46 47 48 49 51 52 55
TRUE PP3V3 S5	13 20 21 43 45 46 66 81 82 84
TRUE PP3V3 S5 AVREF SMC	82 83 84 85 86 87 88 89 90 91 92 93 32 33
TRUE PP3V42 G3H	40 41
TRUE PP5V S0	19 34 37 38 40 41 42 43 50 56
TRUE PP5V S3	19 34 37 38 40 41 42 43 50 56
TRUE PP5V S5	21 36 60 66 67 84
TRUE PPBUS G3H	61 66 84
TRUE PPDCIN G3H	56 57 84
TRUE PPVCC S0 CPU	6 8 10 45 59 84
TRUE PPVTDDR S3	40 84
TRUE PP3V3 S0SW SSD	34 45 84
TRUE PP1V5 S0	21 13 15 17 19 52 64 67 81
TRUE PP1V35 S3	21 45 60 66 84

FUNC_TEST XDP	
TRUE XDP CPU TCK	6 18 89
TRUE XDP PCH TCK	11 18
TRUE XDP CPU TDI	6 18 89
TRUE XDP CPU TDO	6 18 89
TRUE XDP CPUPCH TRST L	6 18 89
TRUE XDP CPU TMS	6 18 89
TRUE XDP PCH TMS	11 18
TRUE XDP PCH TDI	11 18
TRUE XDP PCH TDO	11 18
TRUE XDP CPU FREQ L	6 18 89
TRUE XDP CPU PRDY L	6 18 89
TRUE PM RSMRST L	12 67 91
TRUE PM PCH PWROK	12 19 91
TRUE PM SYSRST L	12 19 40 91
TRUE CPU CFG<3>	6 18 89
TRUE PP1V05 S0	10 14 15 17 18 41 62 67 84
TRUE GND	2X GND

FUNC_TEST Power Sequence	
TRUE SMC ONOFF L	38 40 41
TRUE PM DSW PWRGD	12 40 91
TRUE ALL SYS PWRGD	18 19 40 58 67
TRUE PM PCH SYS PWROK	12 18 19 40 91
TRUE PLT RESET L	12 18 20 21
TRUE LCD PWR EN	69 82
TRUE LCD BKLT EN	63 82

FUNC_TEST GPU_VENUS JTAG	
TRUE GPU JTAG TCK	76 77
TRUE GPU JTAG TDI	76 77
TRUE GPU JTAG TDO	76 77
TRUE GPU JTAG TMS	76 77
TRUE GPU JTAG TRST L	76 77
TRUE GPU PWRGOOD	76 77

SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE		DRAWING NUMBER	
Functional Test Points		<SCH_NUM> D	
Apple Inc.		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		104 OF 119	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		86 OF 97	

8	7	6	5	4	3	2	1
NC NO_TESTS							
PCH				Thunderbolt		PLACEABLE BEAD-PROBES FOR TBT	
NO_TEST MAKE_BASE				NO_TEST MAKE_BASE			
87 13	NC USB3 SPARE D2RN	==	TRUE TRUE	NC USB3 SPARE D2RN	13 87	87 28	NC TBT XTAL25OUT
87 13	NC USB3 SPARE D2RP	==	TRUE TRUE	NC USB3 SPARE D2RP	13 87		
87 13	NC USB3 SPARE R2D CN	==	TRUE TRUE	NC USB3 SPARE R2D CN	13 87		
87 13	NC USB3 SPARE R2D CP	==	TRUE TRUE	NC USB3 SPARE R2D CP	13 87		
90 87 13	NC USB3 EXTC D2RN	==	TRUE TRUE	NC USB3 EXTC D2RN	13 87 90		
90 87 13	NC USB3 EXTC D2RP	==	TRUE TRUE	NC USB3 EXTC D2RP	13 87 90		
90 87 13	NC USB3 EXTC R2D CN	==	TRUE TRUE	NC USB3 EXTC R2D CN	13 87 90		
90 87 13	NC USB3 EXTC R2D CP	==	TRUE TRUE	NC USB3 EXTC R2D CP	13 87 90		
90 87 13	NC USB3 EXTD D2RN	==	TRUE TRUE	NC USB3 EXTD D2RN	13 87 90		
90 87 13	NC USB3 EXTD D2RP	==	TRUE TRUE	NC USB3 EXTD D2RP	13 87 90		
90 87 13	NC USB3 EXTD R2D CN	==	TRUE TRUE	NC USB3 EXTD R2D CN	13 87 90		
90 87 13	NC USB3 EXTD R2D CP	==	TRUE TRUE	NC USB3 EXTD R2D CP	13 87 90		
87	NC PCIE ENET D2RN	==	TRUE TRUE	NC PCIE ENET D2RN	87		
87	NC PCIE ENET D2RP	==	TRUE TRUE	NC PCIE ENET D2RP	87		
87	NC PCIE ENET R2D CN	==	TRUE TRUE	NC PCIE ENET R2D CN	87		
87	NC PCIE ENET R2D CP	==	TRUE TRUE	NC PCIE ENET R2D CP	87		
90 87 11	NC SATA A D2RN	==	TRUE TRUE	NC SATA A D2RN	11 87 90		
90 87 11	NC SATA A D2RP	==	TRUE TRUE	NC SATA A D2RP	11 87 90		
90 87 11	NC SATA A R2D CN	==	TRUE TRUE	NC SATA A R2D CN	11 87 90		
90 87 11	NC SATA A R2D CP	==	TRUE TRUE	NC SATA A R2D CP	11 87 90		
90 87 11	NC SATA B D2RN	==	TRUE TRUE	NC SATA B D2RN	11 87 90		
90 87 11	NC SATA B D2RP	==	TRUE TRUE	NC SATA B D2RP	11 87 90		
90 87 11	NC SATA B R2D CN	==	TRUE TRUE	NC SATA B R2D CN	11 87 90		
90 87 11	NC SATA B R2D CP	==	TRUE TRUE	NC SATA B R2D CP	11 87 90		
90 87 11	NC SATA ODD D2RN	==	TRUE TRUE	NC SATA ODD D2RN	11 87 90		
90 87 11	NC SATA ODD D2RP	==	TRUE TRUE	NC SATA ODD D2RP	11 87 90		
90 87 11	NC SATA ODD R2D CN	==	TRUE TRUE	NC SATA ODD R2D CN	11 87 90		
90 87 11	NC SATA ODD R2D CP	==	TRUE TRUE	NC SATA ODD R2D CP	11 87 90		
90 87 11	NC SATA D D2RN	==	TRUE TRUE	NC SATA D D2RN	11 87 90		
90 87 11	NC SATA D D2RP	==	TRUE TRUE	NC SATA D D2RP	11 87 90		
90 87 11	NC SATA D R2D CN	==	TRUE TRUE	NC SATA D R2D CN	11 87 90		
90 87 11	NC SATA D R2D CP	==	TRUE TRUE	NC SATA D R2D CP	11 87 90		
90 87 11	NC SATA F D2RN	==	TRUE TRUE	NC SATA F D2RN	11 87 90		
90 87 11	NC SATA F D2RP	==	TRUE TRUE	NC SATA F D2RP	11 87 90		
90 87 11	NC SATA F R2D CN	==	TRUE TRUE	NC SATA F R2D CN	11 87 90		
90 87 11	NC SATA F R2D CP	==	TRUE TRUE	NC SATA F R2D CP	11 87 90		
90 87 13	NC USB EXTCN	==	TRUE TRUE	NC USB EXTCN	13 87 90		
90 87 13	NC USB EXTCP	==	TRUE TRUE	NC USB EXTCP	13 87 90		
90 87 13	NC USB SDN	==	TRUE TRUE	NC USB SDN	13 87 90		
90 87 13	NC USB SDP	==	TRUE TRUE	NC USB SDP	13 87 90		
87 13	NC USB WLANN	==	TRUE TRUE	NC USB WLANN	13 87		
87 13	NC USB WLAMP	==	TRUE TRUE	NC USB WLAMP	13 87		
90 87 13	NC USB 6N	==	TRUE TRUE	NC USB 6N	13 87 90		
90 87 13	NC USB 6P	==	TRUE TRUE	NC USB 6P	13 87 90		
90 87 13	NC USB 7N	==	TRUE TRUE	NC USB 7N	13 87 90		
90 87 13	NC USB 7P	==	TRUE TRUE	NC USB 7P	13 87 90		
90 87 13	NC USB EXTDN	==	TRUE TRUE	NC USB EXTDN	13 87 90		
90 87 13	NC USB EXTDP	==	TRUE TRUE	NC USB EXTDP	13 87 90		
87 13	NC USB PSOCN	==	TRUE TRUE	NC USB PSOCN	13 87		
87 13	NC USB PSOCP	==	TRUE TRUE	NC USB PSOCP	13 87		
90 87 13	NC USB IRN	==	TRUE TRUE	NC USB IRN	13 87 90		
90 87 13	NC USB IRP	==	TRUE TRUE	NC USB IRP	13 87 90		
89 87 11	NC ITPXDP CLK100MN	==	TRUE TRUE	NC ITPXDP CLK100MN	11 87 89		
89 87 11	NC ITPXDP CLK100MP	==	TRUE TRUE	NC ITPXDP CLK100MP	11 87 89		
87 12	NC PCI PME L	==	TRUE TRUE	NC PCI PME L	12 87		
87 11	NC PCI CLK33M OUT3	==	TRUE TRUE	NC PCI CLK33M OUT3	11 87		
87 11	NC HDA SDIN1	==	TRUE TRUE	NC HDA SDIN1	11 87		
87 11	NC HDA SDIN2	==	TRUE TRUE	NC HDA SDIN2	11 87		
87 11	NC HDA SDIN3	==	TRUE TRUE	NC HDA SDIN3	11 87		
87 13	NC LPC DREQ0 L	==	TRUE TRUE	NC LPC DREQ0 L	13 87		
87 13	NC CLINK CLK	==	TRUE TRUE	NC CLINK CLK	13 87		
87 13	NC CLINK DATA	==	TRUE TRUE	NC CLINK DATA	13 87		
87 13	NC CLINK RESET L	==	TRUE TRUE	NC CLINK RESET L	13 87		
91 87 11	NC LPC CLK33M LPCPLUS R	==	TRUE TRUE	NC LPC CLK33M LPCPLUS R	11 87 91		
87 12	NC EDP IG BKL PWM	==	TRUE TRUE	NC EDP IG BKL PWM	12 87		
90 87	NC USB SMCN	==	TRUE TRUE	NC USB SMCN	87 90		
90 87	NC USB SMCN	==	TRUE TRUE	NC USB SMCN	87 90		
87	NC SMC INTERFACE 2	==	TRUE TRUE	NC SMC INTERFACE 2	87		

## X425G BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL or MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM	NO_TYPE, BGA, P65BGA	MM	16.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=45_OHM_SE	=45_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP,BOTTOM	Y	0.095 MM	0.095 MM			
50_OHM_SE	*	Y	0.066 MM	0.066 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP,BOTTOM	Y	0.116 MM	0.116 MM			
45_OHM_SE	*	Y	0.083 MM	0.083 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP,BOTTOM	Y	0.145 MM	0.095 MM			
40_OHM_SE	*	Y	0.102 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP,BOTTOM	Y	0.165 MM	0.095 MM			
37_OHM_SE	*	Y	0.118 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP,BOTTOM	Y	0.265 MM	0.095 MM			
27P4_OHM_SE	*	Y	0.186 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	SOL3, SOL4, SOL9, SOL10	Y	0.105 MM	0.105 MM		0.120 MM	0.120 MM
72_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.105 MM		0.120 MM	0.120 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.146 MM	0.146 MM		0.120 MM	0.120 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	SOL3, SOL4, SOL9, SOL10	Y	0.092 MM	0.092 MM		0.120 MM	0.120 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.092 MM	0.092 MM		0.120 MM	0.120 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.125 MM		0.155 MM	0.155 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	SOL3, SOL4, SOL9, SOL10	Y	0.080 MM	0.080 MM		0.120 MM	0.120 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.080 MM	0.080 MM		0.120 MM	0.120 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.105 MM	0.105 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	SOL3, SOL4, SOL9, SOL10	Y	0.078 MM	0.078 MM		0.200 MM	0.200 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.078 MM	0.078 MM		0.200 MM	0.200 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.101 MM	0.101 MM		0.180 MM	0.180 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	P072_SPACE
*	*	P65BGA	P075_SPACE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	0.1 MM	?
BGA_P2MM	*	0.2 MM	?
P072_SPACE	*	0.071 MM	?
P075_SPACE	*	0.075 MM	?

## Stackup-Defined Spacing Rules


Note: Outer dielectric is 0.058 mm nominal,  
Inner dielectric is 0.053 mm nominal.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.1 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1x_DIELECTRIC	TOP,BOTTOM	0.058 MM	?
1x_DIELECTRIC	ISL3, ISL4, ISL9, ISL10	0.053 MM	?
1x_DIELECTRIC	ISL1, ISL5, ISL6, ISL7, ISL8, ISL11	0.101 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFFAIR PRIMARY GAP	DIFFFAIR NECK GAP
P65_BGA	*	Y	0.071MM	0.071MM		0.075MM	0.126MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	P65BGA	P65_BGA

SYNC MASTER=SIDLE J45		SYNC DATE=12/10/2012	
PAGE TITLE		PAGE TOTAL	
PCB Rule Definitions			
 Apple Inc.		DRAWING NUMBER <b>&lt;SCH_NUM&gt;</b>	
		SIZE <b>D</b>	
		REVISION <b>&lt;E4LABEL&gt;</b>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<b>&lt;BRANCH&gt;</b>  PAGE <b>110 OF 119</b>  SHEET <b>88 OF 97</b>	



## CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL
CPU_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?	CPU_VID	*	0.457 MM	?
CPU_COMP	*	20 MIL	?	CPU_VREF	*	12 MIL	?
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

Most CPU signals with impedance requirements are 50-ohm single-ended.  
Some signals require 27.4-ohm single-ended impedance.

SOURCE: IVB PLATFORM DG , Tables 205-207

## Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DMI_2SAME	*	=3X_DIELECTRIC	?	DMI_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
DMI_TXRX	*	=6X_DIELECTRIC	?	DMI_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
DMICKLK2N2S	*	=6X_DIELECTRIC	?	DMICKLK2N2S	TOP,BOTTOM	=10X_DIELECTRIC	?
DMICKLK2S2N	*	=3X_DIELECTRIC	?	DMICKLK2S2N	TOP,BOTTOM	=6X_DIELECTRIC	?
DMICKLK2OTHER	*	=4X_DIELECTRIC	?	DMICKLK2OTHER	TOP,BOTTOM	=4X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DMI_*	=SAME	*	DMI_2SAME
DMI_N2S	DMI_S2N	*	DMI_TXRX
DMI_S2N	DMI_N2S	*	DMI_TXRX
CLK_DMI	DMI_N2S	*	DMICKLK2N2S
CLK_DMI	DMI_S2N	*	DMICKLK2S2N
CLK_DMI	*	*	DMICKLK2OTHER

### PEG - SSD & TBT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PEG_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PEG_2SAME	*	=3X_DIELECTRIC	?	PEG_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
PEG_TXRX	*	=6X_DIELECTRIC	?	PEG_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
PEG_2OTHER	*	=4X_DIELECTRIC	?	PEG_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
PEG_2CLK	*	=7X_DIELECTRIC	?	PEG_2CLK	TOP,BOTTOM	=10X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PEG3_2SAME	*	=4X_DIELECTRIC	?	PEG3_2SAME	TOP,BOTTOM	=6X_DIELECTRIC	?
PEG3_TXRX	*	=8X_DIELECTRIC	?	PEG3_TXRX	TOP,BOTTOM	=12X_DIELECTRIC	?
PEG3_2OTHER	*	=5X_DIELECTRIC	?	PEG3_2OTHER	TOP,BOTTOM	=8X_DIELECTRIC	?
PEG3_2CLK	*	=8X_DIELECTRIC	?	PEG3_2CLK	TOP,BOTTOM	=12X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PEG_*	=SAME	*	PEG_2SAME	PEG3_*	=SAME	*	PEG3_2SAME
PEG_R2D	PEG_D2R	*	PEG_TXRX	PEG3_R2D	PEG3_D2R	*	PEG3_TXRX
PEG_*	*	*	PEG_2OTHER	PEG3_*	*	*	PEG3_2OTHER
PEG_*	CLK_*	*	PEG_2CLK	PEG3_*	CLK_*	*	PEG3_2CLK

### DIGITAL VIDEO SIGNAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2SAME	*	=3X_DIELECTRIC	?	DP_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
DP_2OTHER	*	=4X_DIELECTRIC	?	DP_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
HDMICKLK_2CLK	*	=7X_DIELECTRIC	?	HDMICKLK_2CLK	TOP,BOTTOM	=10X_DIELECTRIC	?
HDMICKLK_2DP	*	=6X_DIELECTRIC	?	HDMICKLK_2DP	TOP,BOTTOM	=6X_DIELECTRIC	?
HDMICKLK_2OTHER	*	=7X_DIELECTRIC	?	HDMICKLK_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DISPLAYPORT	=SAME	*	DP_2SAME
DISPLAYPORT	*	*	DP_2OTHER
HDMI_CLK	CLK_*	*	HDMICKLK_2CLK
HDMI_CLK	DISPLAYPORT	*	HDMICKLK_2DP
HDMI_CLK	*	*	HDMICKLK_2OTHER

DisplayPort/TMD8 intra-pair matching should be 0.127mm. Inter-pair matching should be within 2.54cm. Max Length 241.3mm.

DisplayPort AUX CH intra-pair matching should be 0.127mm. Max length 330.2mm.

SOURCE: Calpella SFF DG Rev 1.5 (407364) and Family GPU DG-04202-001-v04.

MAX LENGTH OF DISPLAYPORT/TMD8 TRACES: 13 INCHES.

## CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DMI_S2N	CPU_85D	DMI_S2N	DMI_S2N P<3:0>	5 12 87
DMI_S2N	CPU_85D	DMI_S2N	DMI_S2N N<3:0>	5 12 87
DMI_N2S	CPU_85D	DMI_N2S	DMI_N2S P<3:0>	5 12 87
DMI_N2S	CPU_85D	DMI_N2S	DMI_N2S N<3:0>	5 12 87
FDI_INT	CPU_50S	CPU_AGTL	FDI INT	5 12
FDI_CSYNCR	CPU_50S	CPU_AGTL	FDI CSYNCR	5 12
CLK_DMI	CPU_85D	CLK_DMI	DMI CLK100M CPU P	4 11
CLK_DMI	CPU_85D	CLK_DMI	DMI CLK100M CPU N	4 11
CPU_CLK135_PLL	CPU_85D	CLK_PCIE	CPU CLK135M DPLLREF N	6 11
CPU_CLK135_PLL	CPU_85D	CLK_PCIE	CPU CLK135M DPLLREF P	6 11
CPU_CLK135_PLL	CPU_85D	CLK_PCIE	CPU CLK135M DPLLSS N	6 11
CPU_CLK135_PLL	CPU_85D	CLK_PCIE	CPU CLK135M DPLLSS P	6 11
CPU_EDP_COMP	CPU_27P4S	CPU_COMP	CPU EDP RCOMP	5
CPU_PEG_COMP	CPU_27P4S	CPU_COMP	CPU PEG RCOMP	5
CPU_CFG	CPU_45S	CPU_ITP	CPU CFG<19..0>	6 18 86
XDP_CLK_BCH	CLK_PCIE_85D	CLK_PCIE	NC ITPXDP CLK100MP	11 87
XDP_CLK_BCH	CLK_PCIE_85D	CLK_PCIE	NC ITPXDP CLK100MN	11 87
XDP_TDI	CPU_45S	CPU_ITP	XDP CPU TDI	6 18 86
XDP_TDO	CPU_45S	CPU_ITP	XDP CPU TDO	6 18 86
XDP_TMS	CPU_45S	CPU_ITP	XDP CPU TMS	6 18 86
XDP_TCK	CPU_45S	CPU_ITP	XDP CPU TCK	6 18 86
XDP_TRST_L	CPU_45S	CPU_ITP	XDP CRUPCH TRST_L	6 18 86
XDP_BPM	CPU_45S	CPU_ITP	XDP BPM L<3..0>	6 18
XDP_BPM_L	CPU_45S	CPU_ITP	XDP BPM L<7..4>	6 18
XDP_DBRESET_L	CPU_45S	CPU_ITP	XDP DBRESET_L	6 18 19
XDP_PRDY_L	CPU_45S	CPU_ITP	XDP CPU PRDY_L	6 18 86
XDP_PREQ_L	CPU_45S	CPU_ITP	XDP CPU PREQ_L	6 18 86
CPU_CATERR_L	CPU_45S	CPU_AGTL	CPU CATERR_L	6 40
CPU_PECI	CPU_45S	CPU_VID	CPU Peci	6 14 41
CPU_PROCHOT_L	CPU_45S	CPU_AGTL	CPU PROCHOT_L	6 40 41 58
CPU_PWRGD	CPU_45S	CPU_AGTL	CPU PWRGD	6 14 18
PM_THRMTRIP_L	CPU_45S	CPU_AGTL	PM THRMTRIP_L	6 14 41
PM_MEM_PWRGD	CPU_45S	CPU_AGTL	PM MEM PWRGD	6 12 21
PM_SYNC	CPU_45S	CPU_AGTL	PM SYNC	6 12
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU SM RCOMP<2..0>	6
CPU_VIDSOUT	CPU_45S	CPU_VID	CPU VIDSOUT	8 58
CPU_VIDCLK	CPU_45S	CPU_VID	CPU VIDCLK	8 58
CPU_VIDALERT_L	CPU_45S	CPU_VID	CPU VIDALERT_L	8 58
CPU_VCCSENSE_P	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE_P	8 58
CPU_VCCSENSE_N	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE_N	9 58
CPU_DIMMA_VREFDQ	MEM_12MIL		CPU DIMMA VREFDQ	7 22
CPU_DIMMB_VREFDQ	MEM_12MIL		CPU DIMMB VREFDQ	7 22
PPOV75_S3_MEM_VREFDQ_A			PPOV75_S3_MEM_VREFDQ_A	22 23 24 85 92
PPOV75_S3_MEM_VREFDQ_B			PPOV75_S3_MEM_VREFDQ_B	22 25 26 85
PPOV75_S3_MEM_VREFCA	MEM_PWR		PPOV75_S3_MEM_VREFCA	22 23 24 25 26 85 89 92
PPOV75_S3_MEM_VREFCA	MEM_PWR		PPOV75_S3_MEM_VREFCA	22 23 24 25 26 85 89 92
PCIE_D2R_GPU	PEG_80D	PEG3_D2R	PCIE D2R C P<7..0>	68 70
PCIE_D2R_GPU	PEG_80D	PEG3_D2R	PCIE D2R C N<7..0>	68 70
PCIE_D2R_GPU	PEG_80D	PEG3_D2R	PCIE D2R P<7..0>	70 85
PCIE_D2R_GPU	PEG_80D	PEG3_D2R	PCIE D2R N<7..0>	70 85
PCIE_R2D_GPU	PEG_80D	PEG3_R2D	PCIE R2D C P<7..0>	68 70 85
PCIE_R2D_GPU	PEG_80D	PEG3_R2D	PCIE R2D C N<7..0>	68 70 85
PCIE_R2D_GPU	PEG_80D	PEG3_R2D	PCIE R2D P<7..0>	70
PCIE_R2D_GPU	PEG_80D	PEG3_R2D	PCIE R2D N<7..0>	70
PCIE_D2R_SSD	CPU_85D	PEG3_D2R	PCIE SSD D2R P<3..0>	5 34 85
PCIE_D2R_SSD	CPU_85D	PEG3_D2R	PCIE SSD D2R N<3..0>	5 34 85
PCIE_R2D_SSD	CPU_85D	PEG3_R2D	PCIE SSD R2D C P<3..0>	5 34 85
PCIE_R2D_SSD	CPU_85D	PEG3_R2D	PCIE SSD R2D C N<3..0>	5 34 85
PCIE_R2D_SSD	CPU_85D	PEG3_R2D	PCIE SSD R2D P<3..0>	34
PCIE_R2D_SSD	CPU_85D	PEG3_R2D	PCIE SSD R2D N<3..0>	34
PCIE_TBT_D2R	CPU_85D	PEG_D2R	PCIE TBT D2R P<3..0>	5 28 85
PCIE_TBT_D2R	CPU_85D	PEG_D2R	PCIE TBT D2R N<3..0>	5 28 85
PCIE_TBT_D2R	CPU_85D	PEG_D2R	PCIE TBT D2R C P<3..0>	28 87
PCIE_TBT_D2R	CPU_85D	PEG_D2R	PCIE TBT D2R C N<3..0>	28 87
PCIE_TBT_R2D	CPU_85D	PEG_R2D	PCIE TBT R2D P<3..0>	28 87
PCIE_TBT_R2D	CPU_85D	PEG_R2D	PCIE TBT R2D N<3..0>	28 87
PCIE_TBT_R2D	CPU_85D	PEG_R2D	PCIE TBT R2D C P<3..0>	5 28 85
PCIE_TBT_R2D	CPU_85D	PEG_R2D	PCIE TBT R2D C N<3..0>	5 28 85

## DP AUX NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DP_IG_AUX	DP_85D	DISPLAYPORT	DPA_IG_AUX_CH_P	12 83 85
DP_IG_AUX	DP_85D	DISPLAYPORT	DPA_IG_AUX_CH_N	12 83 85
DP_IG_AUX	DP_85D	DISPLAYPORT	DPB_IG_AUX_CH_P	12 83 85
DP_IG_AUX	DP_85D	DISPLAYPORT	DPB_IG_AUX_CH_N	12 83 85

## DP / HDMI NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DP_TBT_ML0	DP_85D	DISPLAYPORT	DP TBTSNK0 ML C P<3..0>	28 76 97
DP_TBT_ML0	DP_85D	DISPLAYPORT	DP TBTSNK0 ML C N<3..0>	28 76 97
DP_TBT_ML0	DP_85D	DISPLAYPORT	DP TBTSNK0 ML P<3..0>	28 97
DP_TBT_ML0	DP_85D	DISPLAYPORT	DP TBTSNK0 ML N<3..0>	28 97
DP_TBT_ML1	DP_85D	DISPLAYPORT	DP TBTSNK1 ML C P<3..0>	28 76 97
DP_TBT_ML1	DP_85D	DISPLAYPORT	DP TBTSNK1 ML C N<3..0>	28 76 97
DP_TBT_ML1	DP_85D	DISPLAYPORT	DP TBTSNK1 ML P<3..0>	28 97
DP_TBT_ML1	DP_85D	DISPLAYPORT	DP TBTSNK1 ML N<3..0>	28 97
TBTSNK_AUXCH	DP_85D		DP TBTSNK0 AUXCH P	28 97
TBTSNK_AUXCH	DP_85D		DP TBTSNK0 AUXCH N	28 97
TBTSNK_AUXCH	DP_85D		DP TBTSNK0 AUXCH C P	28 83 97
TBTSNK_AUXCH	DP_85D		DP TBTSNK0 AUXCH C N	28 83 97
TBTSNK_AUXCH	DP_85D		DP TBTSNK1 AUXCH P	28 97
TBTSNK_AUXCH	DP_85D		DP TBTSNK1 AUXCH N	28 97
TBTSNK_AUXCH	DP_85D		DP TBTSNK1 AUXCH C P	28 83 97
TBTSNK_AUXCH	DP_85D		DP TBTSNK1 AUXCH C N	28 83 97

SYNC MASTER=CLEAN X305 PEG SYNC DATE=02/18/2014

PAGE TITLE		DRAWING NUMBER	
CPU Constraints		<SCH_NUM> D	
Apple Inc.		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		111 OF 119	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		89 OF 97	

### SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
SATA_37SE	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE
SATA_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_2SAME	*	=3X_DIELECTRIC	?	SATA_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
SATA_TXRX	*	=6X_DIELECTRIC	?	SATA_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
SATA_2OTHER	*	=4X_DIELECTRIC	?	SATA_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
SATA_RCOMP	*	=6X_DIELECTRIC	?	SATA_RCOMP	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SATA_*	=SAME	*	SATA_2SAME
SATA_R2D	SATA_D2R	*	SATA_TXRX
SATA_*	*	*	SATA_2OTHER

### USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=4X_DIELECTRIC	?	USB	TOP,BOTTOM	=6X_DIELECTRIC	?
USB_RBIAS	*	=6X_DIELECTRIC	?	USB_RBIAS	TOP,BOTTOM	=10X_DIELECTRIC	?
WT_WAKE	*	=4X_DIELECTRIC	?	WT_WAKE	TOP,BOTTOM	=6X_DIELECTRIC	?

### USB 3.0 INTERFACE CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB3_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_2SAME	*	=3X_DIELECTRIC	?	USB3_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
USB3_TXRX	*	=6X_DIELECTRIC	?	USB3_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
USB3_2OTHER	*	=4X_DIELECTRIC	?	USB3_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB3_*	=SAME	*	USB3_2SAME
USB3_R2D	USB3_D2R	*	USB3_TXRX
USB3_*	*	*	USB3_2OTHER

### System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_25M_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=4X_DIELECTRIC	?
CLK_25M	*	=5X_DIELECTRIC	?


NOTE: 25MHz system clocks very sensitive to noise.  
NOTE: Latest Intel DG calls out 50ohms SE for sys clocks

### PCH Net Properties

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
<div>NC SATA A R2D CP</div>	SATA_R5D	SATA_R2D	11 87
<div>NC SATA A R2D CN</div>	SATA_85D	SATA_R2D	11 87
<div>NC SATA A D2RP</div>	SATA_85D	SATA_D2R	11 87
<div>NC SATA A D2RN</div>	SATA_85D	SATA_D2R	11 87
<div>NC SATA B R2D CP</div>	SATA_85D	SATA_R2D	11 87
<div>NC SATA B R2D CN</div>	SATA_85D	SATA_R2D	11 87
<div>NC SATA B D2RP</div>	SATA_85D	SATA_D2R	11 87
<div>NC SATA B D2RN</div>	SATA_85D	SATA_D2R	11 87
<div>PCH SATA RCOMP</div>	SATA_45SE	SATA_RCOMP	11
<div>USB_EXT_A_P</div>	USB_85D	USB	13 37
<div>USB_EXT_A_N</div>	USB_85D	USB	13 37
<div>USB_EXT_A_MUXED_P</div>	USB_85D	USB	37
<div>USB_EXT_A_MUXED_N</div>	USB_85D	USB	37
<div>USB_LT1_P</div>	USB_85D	USB	37
<div>USB_LT1_N</div>	USB_85D	USB	37
<div>NC USB_EXTCP</div>	USB_85D	USB	13 87
<div>NC USB_EXTCN</div>	USB_85D	USB	13 87
<div>NC USB_SDP</div>	USB_85D	USB	13 87
<div>NC USB_SDN</div>	USB_85D	USB	13 87
<div>SMC_DEBUGPRT_RX_L</div>	CPU_45S	CPU_ITP	37 40 41
<div>SMC_DEBUGPRT_TX_L</div>	CPU_45S	CPU_ITP	37 40 41
<div>NC USB_SMCP</div>	USB_85D	USB	87
<div>NC USB_SMCN</div>	USB_85D	USB	87
<div>NC USB_6P</div>	USB_85D	USB	13 87
<div>NC USB_6N</div>	USB_85D	USB	13 87
<div>NC USB_7P</div>	USB_85D	USB	13 87
<div>NC USB_7N</div>	USB_85D	USB	13 87
<div>USB_EXTB_P</div>	USB_85D	USB	13 81 86
<div>USB_EXTB_N</div>	USB_85D	USB	13 81 86
<div>NC USB_EXTRDP</div>	USB_85D	USB	13 87
<div>NC USB_EXTRDN</div>	USB_85D	USB	13 87
<div>USB_BT_P</div>	USB_85D	USB	13 33
<div>USB_BT_N</div>	USB_85D	USB	13 33
<div>USB_BT_CONN_P</div>	USB_85D	USB	33 86
<div>USB_BT_CONN_N</div>	USB_85D	USB	33 86
<div>NC USB_IRP</div>	USB_85D	USB	13 87
<div>NC USB_IRN</div>	USB_85D	USB	13 87
<div>USB_TPAD_P</div>	USB_85D	USB	13 38 86
<div>USB_TPAD_N</div>	USB_85D	USB	13 38 86
<div>USB_TPAD_R_P</div>	USB_85D	USB	
<div>USB_TPAD_R_N</div>	USB_85D	USB	
<div>PCH_USB_RBIAS</div>	PCH_USB_RBIAS	USB_RBIAS	13
<div>USB3_EXT_A_D2R_P</div>	USB_85D	USB3_D2R	13 37
<div>USB3_EXT_A_D2R_N</div>	USB_85D	USB3_D2R	13 37
<div>USB3_EXT_A_D2R_C_P</div>	USB_85D	USB3_D2R	
<div>USB3_EXT_A_D2R_C_N</div>	USB_85D	USB3_D2R	
<div>USB3_EXT_A_R2D_P</div>	USB_85D	USB3_R2D	37
<div>USB3_EXT_A_R2D_N</div>	USB_85D	USB3_R2D	37
<div>USB3_EXT_A_R2D_C_P</div>	USB_85D	USB3_R2D	13 37
<div>USB3_EXT_A_R2D_C_N</div>	USB_85D	USB3_R2D	13 37
<div>USB3_EXTB_D2R_P</div>	USB_85D	USB3_D2R	13 81 86
<div>USB3_EXTB_D2R_N</div>	USB_85D	USB3_D2R	13 81 86
<div>USB3_EXTB_D2R_C_P</div>	USB_85D	USB3_D2R	
<div>USB3_EXTB_D2R_C_N</div>	USB_85D	USB3_D2R	
<div>USB3_EXTB_R2D_P</div>	USB_85D	USB3_R2D	81 86
<div>USB3_EXTB_R2D_N</div>	USB_85D	USB3_R2D	81 86
<div>USB3_EXTB_R2D_C_P</div>	USB_85D	USB3_R2D	13 81
<div>USB3_EXTB_R2D_C_N</div>	USB_85D	USB3_R2D	13 81
<div>NC_USB3_EXTC_D2RP</div>	USB_85D	USB3_D2R	13 87
<div>NC_USB3_EXTC_D2RN</div>	USB_85D	USB3_D2R	13 87
<div>NC_USB3_EXTC_R2D_CP</div>	USB_85D	USB3_R2D	13 87
<div>NC_USB3_EXTC_R2D_CN</div>	USB_85D	USB3_R2D	13 87
<div>NC_USB3_EXTD_D2RP</div>	USB_85D	USB3_D2R	13 87
<div>NC_USB3_EXTD_D2RN</div>	USB_85D	USB3_D2R	13 87
<div>NC_USB3_EXTD_R2D_CP</div>	USB_85D	USB3_R2D	13 87
<div>NC_USB3_EXTD_R2D_CN</div>	USB_85D	USB3_R2D	13 87

### Clock Net Properties

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
<div>SYSCLK_CLK32K_RTC</div>	CLK_SLOW_45S	CLK_SLOW	11 19
<div>SYSCLK_CLK25M_SB</div>	CLK_25M_45S	CLK_25M	11 19
<div>SYSCLK_CLK25M_SB_R</div>	CLK_25M_45S	CLK_25M	11
<div>SYSCLK_CLK25M_CAM</div>	CLK_25M_45S	CLK_25M	19 36
<div>SYSCLK_CLK25M_TBT</div>	CLK_25M_45S	CLK_25M	19 28
<div>SYSCLK_CLK25M_TBT_R</div>	CLK_25M_45S	CLK_25M	28

SYNC MASTER=SIDLE J45		SYNC DATE=12/10/2012	
PAGE TITLE			
PCH Constraints 1			
	Apple Inc.		DRAWING NUMBER
			<SCH_NUM> D
			REVISION
			<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	<BRANCH>
		PAGE	112 OF 119
		SHEET	90 OF 97



## Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_37S	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=STANDARD	=STANDARD
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

## Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	*	=2x_DIELECTRIC	?
MEM_DQS2OWNDATA	*	=2x_DIELECTRIC	?
MEM_CMD2CMD	*	=2x_DIELECTRIC	?
MEM_CMD2CTRL	*	=2x_DIELECTRIC	?
MEM_CTRL2CTRL	*	=2x_DIELECTRIC	?
MEM_CLK2CLK	*	=4x_DIELECTRIC	?
MEM_2OTHERMEM	*	=4x_DIELECTRIC	?
MEM_2PWR	*	=2x_DIELECTRIC	?
MEM_2GND	*	=2x_DIELECTRIC	?
MEM_2OTHER	*	=6x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_DQS2OWNDATA	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CMD2CMD	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CMD2CTRL	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CTRL2CTRL	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CLK2CLK	TOP,BOTTOM	=8x_DIELECTRIC	?
MEM_2OTHERMEM	TOP,BOTTOM	=8x_DIELECTRIC	?
MEM_2PWR	TOP,BOTTOM	=4x_DIELECTRIC	?
MEM_2GND	TOP,BOTTOM	=4x_DIELECTRIC	?
MEM_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

## Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	*	*	MEM_2OTHER
MEM_*_DQS_*	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CLK	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	=SAME	*	MEM_DATA2SELF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTRL	*	MEM_CMD2CTRL
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK
MEM_*	MEM_*	*	MEM_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	MEM_A_DATA_0	*	MEM_DQS2OWNDATA
MEM_A_DQS_1	MEM_A_DATA_1	*	MEM_DQS2OWNDATA
MEM_A_DQS_2	MEM_A_DATA_2	*	MEM_DQS2OWNDATA
MEM_A_DQS_3	MEM_A_DATA_3	*	MEM_DQS2OWNDATA
MEM_A_DQS_4	MEM_A_DATA_4	*	MEM_DQS2OWNDATA
MEM_A_DQS_5	MEM_A_DATA_5	*	MEM_DQS2OWNDATA
MEM_A_DQS_6	MEM_A_DATA_6	*	MEM_DQS2OWNDATA
MEM_A_DQS_7	MEM_A_DATA_7	*	MEM_DQS2OWNDATA
MEM_B_DQS_0	MEM_B_DATA_0	*	MEM_DQS2OWNDATA
MEM_B_DQS_1	MEM_B_DATA_1	*	MEM_DQS2OWNDATA
MEM_B_DQS_2	MEM_B_DATA_2	*	MEM_DQS2OWNDATA
MEM_B_DQS_3	MEM_B_DATA_3	*	MEM_DQS2OWNDATA
MEM_B_DQS_4	MEM_B_DATA_4	*	MEM_DQS2OWNDATA
MEM_B_DQS_5	MEM_B_DATA_5	*	MEM_DQS2OWNDATA
MEM_B_DQS_6	MEM_B_DATA_6	*	MEM_DQS2OWNDATA
MEM_B_DQS_7	MEM_B_DATA_7	*	MEM_DQS2OWNDATA

### DDR3 (Memory Down):

DQ signals should be matched within 0.508mm of associated DQS pair  
DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.  
DQS to clock matching should be within [CLK-139.73mm] and [CLK-30.48mm].  
CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.508mm.  
CONTROL signals should be matched within [CLK-2.54mm] to [CLK+0mm] of CLK pairs.  
A/BA/CMD signals should be matched within [CLK-2.54mm] to [CLK+2.54mm] of CLK pairs.  
DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.  
Maximum length of any signal from die pad to first DRAM device is 139.7mm max, to last DRAM device is 194.31mm max.

SOURCE: Double checked with Doc#486985 Chief River SFF Platform DG: Memory Down  
SOURCE: Need to re-confirm CRW DG for memory down (Intel not yet provided)

## Memory to Power Spacing


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

## Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

## Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	PHYSICAL	SPACING
MEM_A_CLK0	MEM_72D	MEM_CLK
MEM_A_CLK0	MEM_72D	MEM_CLK
MEM_A_CLK1	MEM_72D	MEM_CLK
MEM_A_CLK1	MEM_72D	MEM_CLK
MEM_A_CNTRL0	MEM_40S	MEM_CTRL
MEM_A_CNTRL1	MEM_40S	MEM_CTRL
MEM_A_CNTRL0	MEM_40S	MEM_CTRL
MEM_A_CNTRL1	MEM_40S	MEM_CTRL
MEM_A_CNTRL0	MEM_40S	MEM_CTRL
MEM_A_CNTRL1	MEM_40S	MEM_CTRL
MEM_A_CNTRL0	MEM_40S	MEM_CTRL
MEM_A_CNTRL1	MEM_40S	MEM_CTRL
MEM_A_CMD	MEM_40S	MEM_CMD
MEM_A_CMD	MEM_40S	MEM_CMD
MEM_A_CMD	MEM_40S	MEM_CMD
MEM_A_CMD	MEM_40S	MEM_CMD
MEM_A_CMD	MEM_40S	MEM_CMD
MEM_A_DATA_0	MEM_45S	MEM_A_DATA_0
MEM_A_DATA_1	MEM_45S	MEM_A_DATA_1
MEM_A_DATA_2	MEM_45S	MEM_A_DATA_2
MEM_A_DATA_3	MEM_45S	MEM_A_DATA_3
MEM_A_DATA_4	MEM_45S	MEM_A_DATA_4
MEM_A_DATA_5	MEM_45S	MEM_A_DATA_5
MEM_A_DATA_6	MEM_45S	MEM_A_DATA_6
MEM_A_DATA_7	MEM_45S	MEM_A_DATA_7
MEM_A_DQS0	MEM_85D	MEM_A_DQS_0
MEM_A_DQS1	MEM_85D	MEM_A_DQS_1
MEM_A_DQS1	MEM_85D	MEM_A_DQS_1
MEM_A_DQS2	MEM_85D	MEM_A_DQS_2
MEM_A_DQS2	MEM_85D	MEM_A_DQS_2
MEM_A_DQS3	MEM_85D	MEM_A_DQS_3
MEM_A_DQS3	MEM_85D	MEM_A_DQS_3
MEM_A_DQS4	MEM_85D	MEM_A_DQS_4
MEM_A_DQS4	MEM_85D	MEM_A_DQS_4
MEM_A_DQS5	MEM_85D	MEM_A_DQS_5
MEM_A_DQS5	MEM_85D	MEM_A_DQS_5
MEM_A_DQS6	MEM_85D	MEM_A_DQS_6
MEM_A_DQS6	MEM_85D	MEM_A_DQS_6
MEM_A_DQS7	MEM_85D	MEM_A_DQS_7
MEM_A_DQS7	MEM_85D	MEM_A_DQS_7
MEM_B_CLK0	MEM_72D	MEM_CLK
MEM_B_CLK0	MEM_72D	MEM_CLK
MEM_B_CLK1	MEM_72D	MEM_CLK
MEM_B_CLK1	MEM_72D	MEM_CLK
MEM_B_CNTRL0	MEM_40S	MEM_CTRL
MEM_B_CNTRL1	MEM_40S	MEM_CTRL
MEM_B_CNTRL0	MEM_40S	MEM_CTRL
MEM_B_CNTRL1	MEM_40S	MEM_CTRL
MEM_B_CNTRL0	MEM_40S	MEM_CTRL
MEM_B_CNTRL1	MEM_40S	MEM_CTRL
MEM_B_CMD	MEM_40S	MEM_CMD
MEM_B_CMD	MEM_40S	MEM_CMD
MEM_B_CMD	MEM_40S	MEM_CMD
MEM_B_CMD	MEM_40S	MEM_CMD
MEM_B_DATA_0	MEM_45S	MEM_B_DATA_0
MEM_B_DATA_1	MEM_45S	MEM_B_DATA_1
MEM_B_DATA_2	MEM_45S	MEM_B_DATA_2
MEM_B_DATA_3	MEM_45S	MEM_B_DATA_3
MEM_B_DATA_4	MEM_45S	MEM_B_DATA_4
MEM_B_DATA_5	MEM_45S	MEM_B_DATA_5
MEM_B_DATA_6	MEM_45S	MEM_B_DATA_6
MEM_B_DATA_7	MEM_45S	MEM_B_DATA_7
MEM_B_DQS0	MEM_85D	MEM_B_DQS_0
MEM_B_DQS1	MEM_85D	MEM_B_DQS_1
MEM_B_DQS1	MEM_85D	MEM_B_DQS_1
MEM_B_DQS2	MEM_85D	MEM_B_DQS_2
MEM_B_DQS2	MEM_85D	MEM_B_DQS_2
MEM_B_DQS3	MEM_85D	MEM_B_DQS_3
MEM_B_DQS3	MEM_85D	MEM_B_DQS_3
MEM_B_DQS4	MEM_85D	MEM_B_DQS_4
MEM_B_DQS4	MEM_85D	MEM_B_DQS_4
MEM_B_DQS5	MEM_85D	MEM_B_DQS_5
MEM_B_DQS5	MEM_85D	MEM_B_DQS_5
MEM_B_DQS6	MEM_85D	MEM_B_DQS_6
MEM_B_DQS6	MEM_85D	MEM_B_DQS_6
MEM_B_DQS7	MEM_85D	MEM_B_DQS_7
MEM_B_DQS7	MEM_85D	MEM_B_DQS_7
		MEM_PWR
		MEM_PWR
		MEM_PWR

SYNC MASTER=SIDLE J45		SYNC DATE=12/10/2012	
PAGE TITLE			
Memory Constraints			
	Apple Inc.	DRAWING NUMBER	SIZE
		<SCH_NUM>	D
	<p>NOTICE OF PROPRIETARY PROPERTY:</p> <p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:</p> <p>I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE</p> <p>II NOT TO REPRODUCE OR COPY IT</p> <p>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART</p> <p>IV ALL RIGHTS RESERVED</p>	REVISION	
		<E4LABEL>	
BRANCH			
<BRANCH>			
PAGE		114 OF 119	
SHEET		92 OF 97	

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SOURCE: Bill Cornelius's Thunderbolt Routing Notes

TBT\_DP Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP_2SAME	*	=3x_DIELECTRIC	?
TBTDP_TXRX	*	=6x_DIELECTRIC	?
TBTDP_2OTHER	*	=4x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP_2SAME	TOP,BOTTOM	=4x_DIELECTRIC	?
TBTDP_TXRX	TOP,BOTTOM	=10x_DIELECTRIC	?
TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
TBTDP_*	=SAME	*	TBTDP_2SAME
TBTDP_R2D	TBTDP_D2R	*	TBTDP_TXRX
TBTDP_*	*	*	TBTDP_2OTHER

Thunderbolt/DP Net Properties


ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D C P<1..0>
TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D C N<1..0>
TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D P<1..0>
TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D N<1..0>
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML C P<1>
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML C N<1>
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML P<1>
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML N<1>
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP A LSX ML P<1>
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP A LSX ML N<1>
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTPA ML C P<3>
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTPA ML C N<3>
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTPA ML P<3>
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTPA ML N<3>
TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R C P<0>
TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R C N<0>
TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R P<0>
TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R N<0>
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R C P<1>
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R C N<1>
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R P<1>
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R N<1>
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R1 AUXDDC P
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R1 AUXDDC N
TBT_A_AUXCH	DP_85D		DP TBTPA AUXCH C P
TBT_A_AUXCH	DP_85D		DP TBTPA AUXCH C N
TBT_A_AUXCH	DP_85D		DP TBTPA AUXCH P
TBT_A_AUXCH	DP_85D		DP TBTPA AUXCH N
TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D C P<1..0>
TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D C N<1..0>
TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D P<1..0>
TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D N<1..0>
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPB ML C P<1>
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPB ML C N<1>
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPB ML P<1>
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPB ML N<1>
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP B LSX ML P<1>
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP B LSX ML N<1>
DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP TBTPB ML C P<3>
DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP TBTPB ML C N<3>
DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP TBTPB ML P<3>
DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP TBTPB ML N<3>
TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R C P<0>
TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R C N<0>
TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R P<0>
TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R N<0>
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R C P<1>
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R C N<1>
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R P<1>
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R N<1>
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R1 AUXDDC P
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R1 AUXDDC N
TBT_B_AUXCH	DP_85D		DP TBTPB AUXCH C P
TBT_B_AUXCH	DP_85D		DP TBTPB AUXCH C N
TBT_B_AUXCH	DP_85D		DP TBTPB AUXCH P
TBT_B_AUXCH	DP_85D		DP TBTPB AUXCH N

Only used on dual-port hosts.

Thunderbolt IC Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
	DP_85D	DISPLAYPORT	DP TBTSRC ML C P<3..0>
	DP_85D	DISPLAYPORT	DP TBTSRC ML C N<3..0>
	DP_85D	DISPLAYPORT	DP TBTSRC AUXCH C P
	DP_85D	DISPLAYPORT	DP TBTSRC AUXCH C N
TBT_SPI_CLK	TBT_SPI_45S	TBT_SPI	TBT SPI CLK
TBT_SPI_MOSI	TBT_SPI_45S	TBT_SPI	TBT SPI MOSI
TBT_SPI_MISO	TBT_SPI_45S	TBT_SPI	TBT SPI MISO
TBT_SPI_CS_L	TBT_SPI_45S	TBT_SPI	TBT SPI CS L

Only used on hosts supporting Thunderbolt video-in

SYNC MASTER=SIDLE J45		SYNC DATE=12/10/2012	
PAGE TITLE			
Thunderbolt Constraints			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		
	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH		
	<BRANCH>		
	PAGE		
	115 OF 119		
	SHEET		
	93 OF 97		

### MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MIPI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
MIPI_2OTHER	*	=4X_DIELECTRIC	?
MIPI_2CLK	*	=6X_DIELECTRIC	?
MIPICLK_2OTHER	*	=7X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_2OTHER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICLK_2OTHER

### Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

### Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
S2_DATA2SELF	*	=2x_DIELECTRIC	?
S2_DQS2OWNDATA	*	=2x_DIELECTRIC	?
S2_CMD2CMD	*	=2x_DIELECTRIC	?
S2_CMD2CTRL	*	=2x_DIELECTRIC	?
S2_CTRL2CTRL	*	=2x_DIELECTRIC	?
S2_2OTHERMEM	*	=4x_DIELECTRIC	?
S2MEM_2PWR	*	=2x_DIELECTRIC	?
S2MEM_2GND	*	=2x_DIELECTRIC	?
S2MEM_2OTHER	*	=6x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
S2_DATA2SELF	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_DQS2OWNDATA	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CMD	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CTRL2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_2OTHERMEM	TOP,BOTTOM	=6x_DIELECTRIC	?
S2MEM_2PWR	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2GND	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

### Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_2OTHER
S2_MEM_DQS*	*	*	S2MEM_2OTHER
S2_MEM_CMD	*	*	S2MEM_2OTHER
S2_MEM_CTRL	*	*	S2MEM_2OTHER
S2_MEM_CLK	*	*	S2MEM_2OTHER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DQS1	S2_MEM_DATA1	*	S2_DQS2OWNDATA
S2_MEM_DQS0	S2_MEM_DATA0	*	S2_DQS2OWNDATA

### Memory to Power Spacing


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT


### Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND











### Camera Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_P 35 36
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_N 35 36
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CKE 35 36
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CS_L 35 36
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_ODT 36
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CAS_L 35 36
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_RAS_L 35 36
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_WE_L 35 36
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<0> 35 36
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<1> 35 36
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<2> 35 36
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DQS_P<0> 35 36
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DQS_N<0> 35 36
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DQS_P<1> 35 36
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DQS_N<1> 35 36
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DM<0> 35 36
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DM<1> 35 36
S2_MEM_A	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_A<14..0> 35 36
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DQ<7..0> 35 36
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DQ<15..8> 35 36
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_P 35 36
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_N 35 36
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_P 36 86
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_N 36 86
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_P 35 36
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_N 35 36
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_P 36 86
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_N 36 86
		S2_MEM_PWR	PP1V35_CAM 35 36
		S2_MEM_PWR	PP0V675_CAM_VREF 35 36
		S2_MEM_PWR	PP0V675_MEM_CAM_VREFCA 36
		S2_MEM_PWR	PP0V675_MEM_CAM_VREFDQ 36





SYNC MASTER=SIDLE J45		SYNC DATE=12/10/2012	
PAGE TITLE			
Camera Constraints			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		
	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		<BRANCH>	
PAGE		116 OF 119	
SHEET		94 OF 97	



SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
 SMBUS_SMC_2_S3_SCL	SMB_45S	SMB	SMBUS_SMC_2_S3_SCL	38 40 43 86
 SMBUS_SMC_2_S3_SDA	SMB_45S	SMB	SMBUS_SMC_2_S3_SDA	38 40 43 86
 SMBUS_SMC_1_S0_SCL	SMB_45S	SMB	SMBUS_SMC_1_S0_SCL	40 43 48
 SMBUS_SMC_1_S0_SDA	SMB_45S	SMB	SMBUS_SMC_1_S0_SDA	40 43 48
 SMBUS_SMC_0_S0_SCL	SMB_45S	SMB	SMBUS_SMC_0_S0_SCL	36 40 43 48 69 76 85 86
 SMBUS_SMC_0_S0_SDA	SMB_45S	SMB	SMBUS_SMC_0_S0_SDA	36 40 43 48 69 76 85 86
 SMBUS_SMC_5_SCL	SMB_45S	SMB	SMBUS_SMC_5_S3_SCL	40 43 56 57 86
 SMBUS_SMC_5_SDA	SMB_45S	SMB	SMBUS_SMC_5_G3_SDA	40 43 56 57 86
 SMBUS_SMC_3_SCL	SMB_45S	SMB	NC SMBUS_SMC_3_SCL	40 42
 SMBUS_SMC_3_SDA	SMB_45S	SMB	NC SMBUS_SMC_3_SDA	40 42

SMBus Charger Net Properties


ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	1T01_DIEFPAIR		CHGR_CSI_P	57
	1T01_DIEFPAIR		CHGR_CSI_N	57
	1T01_DIEFPAIR		CHGR_CSO_P	57
	1T01_DIEFPAIR		CHGR_CSO_N	57

SYNC\_MASTER=SIDLE\_J45

SYNC\_DATE=12/10/2012

PAGE\_TITLE

SMC Constraints

 Apple Inc.

DRAWING\_NUMBER

<SCH\_NUM>

SIZE

D

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

117 OF 119

SHEET

95 OF 97

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_50S	*	+1:1_DIFFPAIR	+50_OHM_SE	+50_OHM_SE	+50_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR
THERM_1T01_50S	*	+1:1_DIFFPAIR	+50_OHM_SE	+50_OHM_SE	+50_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR
DIFFPAIR	*	+1:1_DIFFPAIR				+1:1_DIFFPAIR	+1:1_DIFFPAIR
AUDIODIFF	*	+1:1_DIFFPAIR	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM
THERM_45S_CPOVRISNS1	*	+1:1_DIFFPAIR	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	0.2 MM	0.2 MM
THERM_1T01_45S	*	+1:1_DIFFPAIR	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR
SENSE_1T01_45S	*	+1:1_DIFFPAIR	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	+2X_DIELECTRIC	?
THERM	*	+2X_DIELECTRIC	?
AUDIO	*	+2X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	+STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P20M	*	0.20 MM	1000
PWR_P20M	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P20M
CPU_VCCSENSE	GND	*	GND_P20M

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P20M
GND	PCI_E*	*	GND_P20M
GND	SATA*	*	GND_P20M
USB	GND	*	GND_P20M
CLK_PCIE	SB_POWER	*	PWR_P20M
SB_POWER	SATA*	*	PWR_P20M
USB	SB_POWER	*	PWR_P20M

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
MEM_72D	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
MEM_37S	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
MEM_85D	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
PCIE_85D	*	OVERWRITE	OVERWRITE	0.09 MM	10 MM	OVERWRITE	OVERWRITE
USB_85D	TOP			0.1 MM	500 MIL		
CPU_27P4S	BOTTOM			0.23 MM	100 MIL		
USB3_85D	TOP			0.1 MM	500 MIL		
USB3_85D	ISL10			0.075 MM			0.090 MM
DP_85D	ISL9			0.075 MM			0.090 MM
PCIE_85D	ISL10			0.075 MM			0.090 MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
1T01_DIFFPAIR	*	1:1_DIFFPAIR

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_GPUVR	*	Y	0.100 MM	0.200 MM	3.000 MM	0.400 MM	0.200 MM

AMD Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING			
SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	GPUFB_CS_P	47	73
SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	GPUFB_CS_N	47	73
SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	GPU_TDIODE_P	48	76
SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	GPU_TDIODE_N	48	76
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	GPU_VDDCISENSE_P		
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	GPU_VDDCISENSE_N		
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	GPU_VDDCI_SENSE_XW_P	80	
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	GPU_VDDCI_SENSE_XW_N	80	
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	GPUVCORE_SENSE_P	79	
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	GPUVCORE_SENSE_N	79	
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_PP0V95_S0GPU_R_P	47	
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_PP0V95_S0GPU_R_N	47	
SENSE_DIEFFPAIR	THERM_1T01_45S	SENSE	VSNS_GPU_0V95_XW_P	73	
SENSE_DIEFFPAIR	THERM_1T01_45S	SENSE	VSNS_GPU_0V95_XW_N	73	
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	VDDCIS0_CS_R_P	47	
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	VDDCIS0_CS_R_N	47	
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	GPUFB_CS_R_P	47	
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	GPUFB_CS_R_N	47	
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	VSNS_GPU_VDDC_P	71	79 85
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	VSNS_GPU_VDDC_N	71	79 85
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	VSNS_GPU_VDDI_P	71	80 85
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	VSNS_GPU_VDDI_N	71	80
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_1V8_GPU_R_P		
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_1V8_GPU_R_N		
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_1V8_GPU_P		
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_1V8_GPU_N		
SENSE_DIEFFPAIR	THERM_1T01_45S	SENSE	VSNS_GPU_FB_XW_P	73	
SENSE_DIEFFPAIR	THERM_1T01_45S	SENSE	VSNS_GPU_FB_XW_N	73	

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_50S	*	+1:1_DIFFPAIR	+50_OHM_SE	+50_OHM_SE	+50_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR
THERM_1T01_50S	*	+1:1_DIFFPAIR	+50_OHM_SE	+50_OHM_SE	+50_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR
DIFFPAIR	*	+1:1_DIFFPAIR				+1:1_DIFFPAIR	+1:1_DIFFPAIR
AUDIODIFF	*	+1:1_DIFFPAIR	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM
THERM_45S_CPOVRISNS1	*	+1:1_DIFFPAIR	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	0.2 MM	0.2 MM
THERM_1T01_45S	*	+1:1_DIFFPAIR	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR
SENSE_1T01_45S	*	+1:1_DIFFPAIR	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	+2X_DIELECTRIC	?
THERM	*	+2X_DIELECTRIC	?
AUDIO	*	+2X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	+STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P20M	*	0.20 MM	1000
PWR_P20M	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P20M
CPU_VCCSENSE	GND	*	GND_P20M

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P20M
GND	PCI_E*	*	GND_P20M
GND	SATA*	*	GND_P20M
USB	GND	*	GND_P20M
CLK_PCIE	SB_POWER	*	PWR_P20M
SB_POWER	SATA*	*	PWR_P20M
USB	SB_POWER	*	PWR_P20M

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
MEM_72D	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
MEM_37S	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
MEM_85D	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
PCIE_85D	*	OVERWRITE	OVERWRITE	0.09 MM	10 MM	OVERWRITE	OVERWRITE
USB_85D	TOP			0.1 MM	500 MIL		
CPU_27P4S	BOTTOM			0.23 MM	100 MIL		
USB3_85D	TOP			0.1 MM	500 MIL		
USB3_85D	ISL10			0.075 MM			0.090 MM
DP_85D	ISL9			0.075 MM			0.090 MM
PCIE_85D	ISL10			0.075 MM			0.090 MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
1T01_DIFFPAIR	*	1:1_DIFFPAIR

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_GPUVR	*	Y	0.100 MM	0.200 MM	3.000 MM	0.400 MM	0.200 MM

X425G Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING			
SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	ISNS_CPUDDR_P	46	66
SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	ISNS_CPUDDR_N	46	66
SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	ISNS_CPU_DDR_R_P	46	
SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	ISNS_CPU_DDR_R_N	46	
SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	CPUTHMSNS_D2_P	48	
SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	CPUTHMSNS_D2_N	48	
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_LCD_PANEL_P	46	69 96
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_LCD_PANEL_N	46	69 96
SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	DDR3THMSNS_D1_P	48	
SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	DDR3THMSNS_D1_N	48	
SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	FINTHMSNS_D_P		
SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	FINTHMSNS_D_N		
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_1V35_MEM_P	45	
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_1V35_MEM_N	45	
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_1V35_MEM_R_P	45	
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_1V35_MEM_R_N	45	
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_AIRPORT_P		
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_AIRPORT_N		
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_AIRPORT_R_P	46	
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_AIRPORT_R_N	46	
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_LCDBKLT_N	63	
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_LCDBKLT_P	63	
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_LCD_PANEL_N	46	69 96
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_LCD_PANEL_P	46	69 96
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_PCH_R_P	45	
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_PCH_R_N	45	
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_TPAD_P	45	
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_TPAD_N	45	
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_HS_OTHER5V_P	44	
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_HS_OTHER5V_N	44	
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_HS_OTHER3V3_P	44	
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_HS_OTHER3V3_N	44	
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_HS_COMPUTING_P	44	
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_HS_COMPUTING_N	44	
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	CPUVR_ISNS_P	45	
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	CPUVR_ISNS_N	45	
SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	PIV05_GPU_PEX_IOVDD_SNS_P		
SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	PIV05_GPU_PEX_IOVDD_SNS_N		
SENSE_DIEFFPAIR	THERM_45S_CPUVRISNS1	THERM	DIFFERENTIAL_PAIR		
SENSE_DIEFFPAIR	THERM_45S_CPUVRISNS1	THERM	CPUVR_ISNS1_P	45	59
SENSE_DIEFFPAIR	THERM_45S_CPUVRISNS1	THERM	CPUVR_ISNS1_N	45	59
SENSE_DIEFFPAIR	THERM_45S_CPUVRISNS1	THERM	CPUVR_ISNS2_P	45	59
SENSE_DIEFFPAIR	THERM_45S_CPUVRISNS1	THERM	CPUVR_ISNS2_N	45	59
SENSE_DIEFFPAIR	THERM_45S_CPUVRISNS1	THERM	CPUVR_ISNS2_P	45	59
SENSE_DIEFFPAIR	THERM_45S_CPUVRISNS1	THERM	CPUVR_ISNS2_N	45	59
SENSE_DIEFFPAIR	THERM_45S_CPUVRISNS1	THERM	CPUVR_ISNS3_P	45	59
SENSE_DIEFFPAIR	THERM_45S_CPUVRISNS1	THERM	CPUVR_ISNS3_N	45	59
SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	CPUVR_ISUM_R_P	45	
SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	CPUVR_ISUM_R_N	45	
SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	GFXIMVP_ISNS1_P	79	96
SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	GFXIMVP_ISNS1_N	79	96
SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	GFXIMVP_ISNS1_P	79	96
SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	GFXIMVP_ISNS1_N	79	96
AUDIO_DIEFFPAIR	AUDIODIFF	AUDIO	ISNS_TBT_N	45	
AUDIO_DIEFFPAIR	AUDIODIFF	AUDIO	ISNS_TBT_P	45	
AUDIO_DIEFFPAIR	AUDIODIFF	AUDIO	ISNS_TBT_R_N	45	
AUDIO_DIEFFPAIR	AUDIODIFF	AUDIO	ISNS_TBT_R_P	45	
SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	ISNS_SSD_P	45	
SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	ISNS_SSD_N	45	
SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	ISNS_SSD_R_P	45	
SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	ISNS_SSD_R_N	45	
SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	PIV05S0_CS_P	45	62
SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	PIV05S0_CS_N	45	62
SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	DIFFERENTIAL_PAIR		
SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	PIV05S0_SENSE_P	62	
SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	PIV05S0_SENSE_N	62	
SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	TBT_THERMDP	28	48
SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	TBT_THERMDN	48	
AUDIO_DIEFFPAIR	AUDIODIFF	AUDIO	CHGR_CSI_R_P	57	
AUDIO_DIEFFPAIR	AUDIODIFF	AUDIO	CHGR_CSI_R_N	57	
AUDIO_DIEFFPAIR	AUDIODIFF	AUDIO	CHGR_CSO_R_P	57	
AUDIO_DIEFFPAIR	AUDIODIFF	AUDIO	CHGR_CSO_R_N	57	
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	GFXIMVP_ISNS2_P	79	
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	GFXIMVP_ISNS2_N	79	
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_HS_GPU_P	47	
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_HS_GPU_N	47	
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_PP0V95_S0GPU_P	47	73
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_PP0V95_S0GPU_N	47	73
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	VDDCIS0_CS_P	47	80
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	VDDCIS0_CS_N	47	80
SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	GPUTHMSNS_D_P	48	
SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	GPUTHMSNS_D_N	48	

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_50S	*	+1:1_DIFFPAIR	+50_OHM_SE	+50_OHM_SE	+50_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR
THERM_1T01_50S	*	+1:1_DIFFPAIR	+50_OHM_SE	+50_OHM_SE	+50_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR
DIFFPAIR	*	+1:1_DIFFPAIR				+1:1_DIFFPAIR	+1:1_DIFFPAIR
AUDIODIFF	*	+1:1_DIFFPAIR	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM
THERM_45S_CPOVRISNS1	*	+1:1_DIFFPAIR	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	0.2 MM	0.2 MM
THERM_1T01_45S	*	+1:1_DIFFPAIR	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR
SENSE_1T01_45S	*	+1:1_DIFFPAIR	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	+2X_DIELECTRIC	?
THERM	*	+2X_DIELECTRIC	?
AUDIO	*	+2X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE
------------------	-------	--------------



## GDDR5 Frame Buffer Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GDDR5_45R50SE	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	12.7 MM	=STANDARD	=STANDARD
GDDR5_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
GDDR5_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR5_CLK	*	=5x_DIELECTRIC	?
GDDR5_CMD	*	=3x_DIELECTRIC	?
GDDR5_DATA	*	=3x_DIELECTRIC	?
GDDR5_EDC	*	=7x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR5_CLK	TOP, BOTTOM	=5x_DIELECTRIC	?
GDDR5_CMD	TOP, BOTTOM	=4x_DIELECTRIC	?
GDDR5_DATA	TOP, BOTTOM	=5x_DIELECTRIC	?
GDDR5_EDC	TOP, BOTTOM	=7x_DIELECTRIC	?

GDDR5\_CMD spacing can be relaxed to 2x per AMD recommendation for x32\_4.5G config.

### Breakout Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GDDR5_*	*	BGA	GDDR5_BGA

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR5_BGA	*	=1.3x_DIELECTRIC	?

## GDDR5 FB A Net Properties

ELECTRICAL_CONSTRAINT_SET		REF_TYPE		
		PHYSICAL	SIGNAL	
SEMI	FB_A0_CLK	GDDR5_80D	GDDR5_CLK	FB A0 CLK P
SEMI	FB_A0_CLK	GDDR5_80D	GDDR5_CLK	FB A0 CLK N
SEMI	FB_A1_CLK	GDDR5_80D	GDDR5_CLK	FB A1 CLK P
SEMI	FB_A1_CLK	GDDR5_80D	GDDR5_CLK	FB A1 CLK N
SEMI	FB_A0_CMD	GDDR5_45SE	GDDR5_CMD	FB A0 A<8...0>
SEMI	FB_A1_CMD	GDDR5_45SE	GDDR5_CMD	FB A1 A<8...0>
SEMI	FB_A0_CMD	GDDR5_45SE	GDDR5_CMD	FB A0 ABI L
SEMI	FB_A1_CMD	GDDR5_45SE	GDDR5_CMD	FB A1 ABI L
SEMI	FB_A0_CMD	GDDR5_45SE	GDDR5_CMD	FB A0 RAS L
SEMI	FB_A1_CMD	GDDR5_45SE	GDDR5_CMD	FB A1 RAS L
SEMI	FB_A0_CMD	GDDR5_45SE	GDDR5_CMD	FB A0 CAS L
SEMI	FB_A1_CMD	GDDR5_45SE	GDDR5_CMD	FB A1 CAS L
SEMI	FB_A0_CMD	GDDR5_45SE	GDDR5_CMD	FB A0 WE L
SEMI	FB_A1_CMD	GDDR5_45SE	GDDR5_CMD	FB A1 WE L
SEMI	FB_A0_CMD	GDDR5_45SE	GDDR5_CMD	FB A0 CKE L
SEMI	FB_A1_CMD	GDDR5_45SE	GDDR5_CMD	FB A1 CKE L
SEMI	FB_A0_CMD	GDDR5_45SE	GDDR5_CMD	FB A0 CS L
SEMI	FB_A1_CMD	GDDR5_45SE	GDDR5_CMD	FB A1 CS L
SEMI	FB_A0_EDC0	GDDR5_45SE	GDDR5_ENC	FB A0 EDC<0>
SEMI	FB_A0_EDC1	GDDR5_45SE	GDDR5_ENC	FB A0 EDC<1>
SEMI	FB_A0_EDC2	GDDR5_45SE	GDDR5_ENC	FB A0 EDC<2>
SEMI	FB_A0_EDC3	GDDR5_45SE	GDDR5_ENC	FB A0 EDC<3>
SEMI	FB_A1_EDC0	GDDR5_45SE	GDDR5_ENC	FB A1 EDC<0>
SEMI	FB_A1_EDC1	GDDR5_45SE	GDDR5_ENC	FB A1 EDC<1>
SEMI	FB_A1_EDC2	GDDR5_45SE	GDDR5_ENC	FB A1 EDC<2>
SEMI	FB_A1_EDC3	GDDR5_45SE	GDDR5_ENC	FB A1 EDC<3>
SEMI	FB_A0_DBI_L0	GDDR5_45SE	GDDR5_DATA	FB A0 DBI L<0>
SEMI	FB_A0_DBI_L1	GDDR5_45SE	GDDR5_DATA	FB A0 DBI L<1>
SEMI	FB_A0_DBI_L2	GDDR5_45SE	GDDR5_DATA	FB A0 DBI L<2>
SEMI	FB_A0_DBI_L3	GDDR5_45SE	GDDR5_DATA	FB A0 DBI L<3>
SEMI	FB_A1_DBI_L0	GDDR5_45SE	GDDR5_DATA	FB A1 DBI L<0>
SEMI	FB_A1_DBI_L1	GDDR5_45SE	GDDR5_DATA	FB A1 DBI L<1>
SEMI	FB_A1_DBI_L2	GDDR5_45SE	GDDR5_DATA	FB A1 DBI L<2>
SEMI	FB_A1_DBI_L3	GDDR5_45SE	GDDR5_DATA	FB A1 DBI L<3>
SEMI	FB_A0_WCLK0	GDDR5_80D	GDDR5_CLK	FB A0 WCLK P<0>
SEMI	FB_A0_WCLK0	GDDR5_80D	GDDR5_CLK	FB A0 WCLK N<0>
SEMI	FB_A0_WCLK1	GDDR5_80D	GDDR5_CLK	FB A0 WCLK P<1>
SEMI	FB_A0_WCLK1	GDDR5_80D	GDDR5_CLK	FB A0 WCLK N<1>
SEMI	FB_A1_WCLK0	GDDR5_80D	GDDR5_CLK	FB A1 WCLK P<0>
SEMI	FB_A1_WCLK0	GDDR5_80D	GDDR5_CLK	FB A1 WCLK N<0>
SEMI	FB_A1_WCLK1	GDDR5_80D	GDDR5_CLK	FB A1 WCLK P<1>
SEMI	FB_A1_WCLK1	GDDR5_80D	GDDR5_CLK	FB A1 WCLK N<1>
SEMI	FB_A0_DQ_BYTE0	GDDR5_45SE	GDDR5_DATA	FB A0 DQ<7...0>
SEMI	FB_A0_DQ_BYTE1	GDDR5_45SE	GDDR5_DATA	FB A0 DQ<15...8>
SEMI	FB_A0_DQ_BYTE2	GDDR5_45SE	GDDR5_DATA	FB A0 DQ<23...16>
SEMI	FB_A0_DQ_BYTE3	GDDR5_45SE	GDDR5_DATA	FB A0 DQ<31...24>
SEMI	FB_A1_DQ_BYTE0	GDDR5_45SE	GDDR5_DATA	FB A1 DQ<7...0>
SEMI	FB_A1_DQ_BYTE1	GDDR5_45SE	GDDR5_DATA	FB A1 DQ<15...8>
SEMI	FB_A1_DQ_BYTE2	GDDR5_45SE	GDDR5_DATA	FB A1 DQ<23...16>
SEMI	FB_A1_DQ_BYTE3	GDDR5_45SE	GDDR5_DATA	FB A1 DQ<31...24>
SEMI	FB_A0_CMD_R	GDDR5_45SE	GDDR5_CMD	FB A0 RESET L
SEMI	FB_A1_CMD_R	GDDR5_45SE	GDDR5_CMD	FB A1 RESET L









## GDDR5 FB B Net Properties


ELECTRICAL_CONSTRAINT_SET		SET_TYPE		
		PHYSICAL	SPACING	
FE00	FB_B0_CLK	GDDR5_80D	GDDR5_CLK	FB B0 CLK P
FE00	FB_B0_CLK	GDDR5_80D	GDDR5_CLK	FB B0 CLK N
FE00	FB_B1_CLK	GDDR5_80D	GDDR5_CLK	FB B1 CLK P
FE00	FB_B1_CLK	GDDR5_80D	GDDR5_CLK	FB B1 CLK N
FE00	FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB B0 A<8..0>
FE00	FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB B1 A<8..0>
FE00	FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB B0 ABI L
FE00	FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB B1 ABI L
FE00	FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB B0 RAS L
FE00	FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB B1 RAS L
FE00	FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB B0 CAS L
FE00	FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB B1 CAS L
FE00	FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB B0 WE L
FE00	FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB B1 WE L
FE00	FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB B0 CKE L
FE00	FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB B1 CKE L
FE00	FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB B0 CS L
FE00	FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB B1 CS L
FE00	FB_B0_EDC0	GDDR5_45SE	GDDR5_EDC	FB B0 EDC<0>
FE00	FB_B0_EDC1	GDDR5_45SE	GDDR5_EDC	FB B0 EDC<1>
FE00	FB_B0_EDC2	GDDR5_45SE	GDDR5_EDC	FB B0 EDC<2>
FE00	FB_B0_EDC3	GDDR5_45SE	GDDR5_EDC	FB B0 EDC<3>
FE00	FB_B1_EDC0	GDDR5_45SE	GDDR5_EDC	FB B1 EDC<0>
FE00	FB_B1_EDC1	GDDR5_45SE	GDDR5_EDC	FB B1 EDC<1>
FE00	FB_B1_EDC2	GDDR5_45SE	GDDR5_EDC	FB B1 EDC<2>
FE00	FB_B1_EDC3	GDDR5_45SE	GDDR5_EDC	FB B1 EDC<3>
FE00	FB_B0_DBI_L0	GDDR5_45SE	GDDR5_DATA	FB B0 DBI L<0>
FE00	FB_B0_DBI_L1	GDDR5_45SE	GDDR5_DATA	FB B0 DBI L<1>
FE00	FB_B0_DBI_L2	GDDR5_45SE	GDDR5_DATA	FB B0 DBI L<2>
FE00	FB_B0_DBI_L3	GDDR5_45SE	GDDR5_DATA	FB B0 DBI L<3>
FE00	FB_B1_DBI_L0	GDDR5_45SE	GDDR5_DATA	FB B1 DBI L<0>
FE00	FB_B1_DBI_L1	GDDR5_45SE	GDDR5_DATA	FB B1 DBI L<1>
FE00	FB_B1_DBI_L2	GDDR5_45SE	GDDR5_DATA	FB B1 DBI L<2>
FE00	FB_B1_DBI_L3	GDDR5_45SE	GDDR5_DATA	FB B1 DBI L<3>
FE00	FB_B0_WCLK0	GDDR5_80D	GDDR5_CLK	FB B0 WCLK P<0>
FE00	FB_B0_WCLK0	GDDR5_80D	GDDR5_CLK	FB B0 WCLK N<0>
FE00	FB_B0_WCLK1	GDDR5_80D	GDDR5_CLK	FB B0 WCLK P<1>
FE00	FB_B0_WCLK1	GDDR5_80D	GDDR5_CLK	FB B0 WCLK N<1>
FE00	FB_B1_WCLK0	GDDR5_80D	GDDR5_CLK	FB B1 WCLK P<0>
FE00	FB_B1_WCLK0	GDDR5_80D	GDDR5_CLK	FB B1 WCLK N<0>
FE00	FB_B1_WCLK1	GDDR5_80D	GDDR5_CLK	FB B1 WCLK P<1>
FE00	FB_B1_WCLK1	GDDR5_80D	GDDR5_CLK	FB B1 WCLK N<1>
FE00	FB_B0_DQ_BYT0	GDDR5_45SE	GDDR5_DATA	FB B0 DQ<7..0>
FE00	FB_B0_DQ_BYT1	GDDR5_45SE	GDDR5_DATA	FB B0 DQ<15..8>
FE00	FB_B0_DQ_BYT2	GDDR5_45SE	GDDR5_DATA	FB B0 DQ<23..16>
FE00	FB_B0_DQ_BYT3	GDDR5_45SE	GDDR5_DATA	FB B0 DQ<31..24>
FE00	FB_B1_DQ_BYT0	GDDR5_45SE	GDDR5_DATA	FB B1 DQ<7..0>
FE00	FB_B1_DQ_BYT1	GDDR5_45SE	GDDR5_DATA	FB B1 DQ<15..8>
FE00	FB_B1_DQ_BYT2	GDDR5_45SE	GDDR5_DATA	FB B1 DQ<23..16>
FE00	FB_B1_DQ_BYT3	GDDR5_45SE	GDDR5_DATA	FB B1 DQ<31..24>
FE00	FB_B0_CMD_R	GDDR5_45SE	GDDR5_CMD	FB B0 RESET L
FE00	FB_B1_CMD_R	GDDR5_45SE	GDDR5_CMD	FB B1 RESET L

MUXGFX & DP AUX MUX NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET		PROVIDED	REQD	REQD	
REQD		DP_R5D	DISPLAYPORT	DP INT ML C P<3..0>	69 82
REQD		DP_R5D	DISPLAYPORT	DP INT ML C N<3..0>	69 82
REQD		DP_R5D	DISPLAYPORT	DP INT ML F P<3..0>	69
REQD		DP_R5D	DISPLAYPORT	DP INT ML F N<3..0>	69
REQD	DP_INT_ML	DP_R5D	DISPLAYPORT	DP INT ML P<3..0>	49 86
REQD	DP_INT_ML	DP_R5D	DISPLAYPORT	DP INT ML N<3..0>	49 86
REQD		DP_R5D	DISPLAYPORT	DP INT AUXCH C P	49 82
REQD		DP_R5D	DISPLAYPORT	DP INT AUXCH C N	49 82
REQD	DP_INT_AUXCH	DP_R5D	DISPLAYPORT	DP INT AUX P	49 85
REQD	DP_INT_AUXCH	DP_R5D	DISPLAYPORT	DP INT AUX N	49 85
REQD		DP_R5D	DISPLAYPORT	DP INT EG AUX P	76 77 82
REQD		DP_R5D	DISPLAYPORT	DP INT EG AUX N	76 77 82
REQD	DP_INT_ML	DP_R5D	DISPLAYPORT	DP INT EG ML P<3..0>	76 82
REQD		DP_R5D	DISPLAYPORT	DP INT EG ML N<3..0>	76 82
REQD		DP_R5D	DISPLAYPORT	DP INT IG AUX P	5 82 85
REQD		DP_R5D	DISPLAYPORT	DP INT IG AUX N	5 82 85
REQD	DP_INT_ML	DP_R5D	DISPLAYPORT	DP INT IG ML P<3..0>	5 82 85
REQD		DP_R5D	DISPLAYPORT	DP INT IG ML N<3..0>	5 82 85
REQD	DP_EG_AUX	DP_R5D	DISPLAYPORT	DP TBTSNKO EG AUXCH P	76 77
REQD	DP_EG_AUX	DP_R5D	DISPLAYPORT	DP TBTSNKO EG AUXCH N	76 77 81
REQD	DP_EG_AUX	DP_R5D	DISPLAYPORT	DP TBTSNK1 EG AUXCH P	76 77 81
REQD	DP_EG_AUX	DP_R5D	DISPLAYPORT	DP TBTSNK1 EG AUXCH N	76 77 81
REQD	TBTSNK_AUXCH	DP_R5D	DISPLAYPORT	DP TBTSNKO AUXCH P	28 89
REQD	TBTSNK_AUXCH	DP_R5D	DISPLAYPORT	DP TBTSNKO AUXCH N	28 89
REQD		DP_R5D	DISPLAYPORT	DP TBTSNKO AUXCH C P	28 83
REQD		DP_R5D	DISPLAYPORT	DP TBTSNKO AUXCH C N	28 83 89
REQD	TBTSNK_AUXCH	DP_R5D	DISPLAYPORT	DP TBTSNK1 AUXCH P	28 89
REQD	TBTSNK_AUXCH	DP_R5D	DISPLAYPORT	DP TBTSNK1 AUXCH N	28 89
REQD		DP_R5D	DISPLAYPORT	DP TBTSNK1 AUXCH C P	28 83 89
REQD		DP_R5D	DISPLAYPORT	DP TBTSNK1 AUXCH C N	28 83 89
REQD	DP_TBT_ML	DP_R5D	DISPLAYPORT	DP TBTSNKO ML P<3..0>	28 89
REQD	DP_TBT_ML	DP_R5D	DISPLAYPORT	DP TBTSNKO ML N<3..0>	28 89
REQD		DP_R5D	DISPLAYPORT	DP TBTSNKO ML C P<3..0>	28 76 89
REQD		DP_R5D	DISPLAYPORT	DP TBTSNKO ML C N<3..0>	28 76 89
REQD	DP_TBT_ML	DP_R5D	DISPLAYPORT	DP TBTSNK1 ML P<3..0>	28 89
REQD	DP_TBT_ML	DP_R5D	DISPLAYPORT	DP TBTSNK1 ML N<3..0>	28 89
REQD		DP_R5D	DISPLAYPORT	DP TBTSNK1 ML C P<3..0>	28 76 89
REQD		DP_R5D	DISPLAYPORT	DP TBTSNK1 ML C N<3..0>	28 76 89

## Kepler Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE	
	PHYSICAL		SPACING
	1:1_DIFERIAL		GPU_CLK_TEST_RC_P
	1:1_DIFERIAL		GPU_CLK_TEST_RC_N
	1:1_DIFERIAL		GPU_CLK_TEST_P
	1:1_DIFERIAL		GPU_CLK_TEST_N
	DP_85D	DISPLAYPORT	HDMI_EG_DATA_P<2..0>
	DP_85D	DISPLAYPORT	HDMI_EG_DATA_N<2..0>
	DP_85D	HDMI_CLK	HDMI_EG_CLK_P
	DP_85D	HDMI_CLK	HDMI_EG_CLK_N

SYNC MASTER=J45G AMD		SYNC DATE=07/01/2014	
PAGE TITLE			
GPU (AMD VENUS) Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
BRANCH		<BRANCH>	
PAGE		119 OF 119	
SHEET		97 OF 97	