



BOM P/N	Description
---------	-------------

## Z09 SYSTEM BLOCK DIAGRAM



# Ivy Bridge Processor (DMI,PEG,FDI)


PEG\_ICOMPI and RCOMPO signals should be shorted and routed with  
 - max length = 500 mils  
 - typical impedance = 43 mohms  
 PEG\_ICOMPO signals should be routed with  
 - max length = 500 mils  
 - typical impedance = 14.5 mohms







DG 1.0 :  
 The recommended AC cap value is changed to 220nF for compatibility with  
 PCIe Gen3 on future platforms.  
 For Gen2 only designs, it is acceptable to continue to use the 100nF capacitor.

## DP & PEG Compensation


## eDP Hot-plug (Disable)





# Ivy Bridge Processor (CLK,MISC,JTAG)



## Thermal Trip <CPU>



## s3 leakage circuit



IN	OUT
L	L
H	High-Z





PROJECT : Z09

Rev 3A


Date: Monday, April 09, 2012

Sheet 3 of 40


Sandy Bridge Processor (DDR3)




**Quanta Computer Inc.**  
PROJECT : 209  
Rev 3A  
Date: Monday, April 02, 2012  
Sheet 4 of 40



## Sandy Bridge Processor (GND)




## Sandy Bridge Processor (RESERVED, CFG)



## Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PCI-E Static x16 Lane Reversal)	Normal Operation	Lane Reversed
CFG3 (PCI-E Static x4 Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training



Quanta Computer Inc.

PROJECT : Z09

Size: Document Number: Ivy Bridge 5/5 Rev 3A

Date: Monday, April 09, 2012 Sheet: 6 of 40

## CPT/PPT (DMI,FDI,PM)

USBC

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

DMIRXN

Need notice BIOS if DMI or FDI reverse.

FDI RXN0

FDI RXN1

FDI RXN2

FDI RXN3

FDI RXN4

FDI RXN5

FDI RXN6

FDI RXN7

FDI RXN8

FDI RXN9

FDI RXN10

FDI RXN11

FDI RXN12

FDI RXN13

FDI RXN14

FDI RXN15

FDI RXN16

FDI RXN17

FDI RXN18

FDI RXN19

FDI RXN20

FDI RXN21

FDI RXN22

FDI RXN23

FDI RXN24

FDI RXN25

FDI RXN26

FDI RXN27

FDI RXN28

FDI RXN29

FDI RXN30

FDI RXN31

FDI RXN32

FDI RXN33

FDI RXN34

FDI RXN35

FDI RXN36

FDI RXN37

FDI RXN38

FDI RXN39

FDI RXN40

FDI RXN41

FDI RXN42

FDI RXN43

FDI RXN44

FDI RXN45

FDI RXN46

FDI RXN47

FDI RXN48

FDI RXN49

FDI RXN50

FDI RXN51

FDI RXN52

FDI RXN53

FDI RXN54

FDI RXN55

FDI RXN56

FDI RXN57

FDI RXN58

FDI RXN59

FDI RXN60

FDI RXN61

FDI RXN62

FDI RXN63

FDI RXN64

FDI RXN65

FDI RXN66

FDI RXN67

FDI RXN68

FDI RXN69

FDI RXN70

FDI RXN71

FDI RXN72

FDI RXN73

FDI RXN74

FDI RXN75

FDI RXN76

FDI RXN77

FDI RXN78

FDI RXN79

FDI RXN80

FDI RXN81

FDI RXN82

FDI RXN83

FDI RXN84

FDI RXN85

FDI RXN86

FDI RXN87

FDI RXN88

FDI RXN89

FDI RXN90

FDI RXN91

FDI RXN92

FDI RXN93

FDI RXN94

FDI RXN95

FDI RXN96

FDI RXN97

FDI RXN98

FDI RXN99

FDI RXN100

FDI RXN101

FDI RXN102

FDI RXN103

FDI RXN104

FDI RXN105

FDI RXN106

FDI RXN107

FDI RXN108

FDI RXN109

FDI RXN110

FDI RXN111

FDI RXN112

FDI RXN113

FDI RXN114

FDI RXN115

FDI RXN116

FDI RXN117

FDI RXN118

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC

USBC


USBC

USBC

USBC













## IBEX PEAK-M (GND)









Lid Switch (Hall sensor)



eDP

7/28 modify




LED Driver-IC


Penal SPEC:  
Iout:78~79.5mA  
Vout:32~34V




LCD CONNECTOR



LCD Power




Backlight Control




# HDMI

## from PCH




## HDMI-detect




## I2C


### MOS close to connector




## EMI





## HDMI connector







TRANSFORMER



For EMI





**Quanta Computer Inc.**  
**PROJECT : Z09**  
**LAN Transformer and RJ45**

Size	Document Number	Rev 3A
Date: Monday, April 09, 2012	Sheet 18 of 40	



+3.3V: 1000mA  
+3.3Vaux:330mA  
+1.5V:500mA

100




100




MAIN SATA HDD RE-DRIVER


MAIN SATA HDD 21111207 change Cn12 Pin Define following ZHA.




EE RETURN-PATH CAPACITORS




ODD (SATA)




ODD Power (SATA)




K/B




### ICT TEST FIXTURE(VOLTAGE TRANSLATOR)




### SCREW HOLE




### BATT Enable short pad



### USB3.0 CONN




### USB charger





Name	USB data	State	Max Current	Apple Device
SDP	YES	S0-S3	500mA	500mA
CDP	YES	S0-S3	1500mA	500mA
DCP_Auto	NO	S4-S5	1800mA	1800mA

Reserve for Debug




## EC(KBC)




+VGPU\_CORE -> D13 -> EVB8AS315 -> +3V\_GFX  
+1.5V\_GFX -> D12 -> EVB8AS315 -> +3V\_GFX  
For power-down sequence purpose

GP108:N12P  
GP117:N13M  
GK107:N13P




All rails must be powered off within 10 ms from the first rail powering off.



NB9M: VGACORE +0.90V (Normal), +1.09V  
NVVDD Maximum Settling Time




PEX\_RST timing





GPU all PWROK









```
4.99K/F_4 ==> CS24992FB26
10K/F_4 ==> CS31002FB26
15K/F_4 ==> CS31502FB24
20K/F_4 ==> CS32002FB29
24.9K/F_4 ==> CS32492FB16
30.1K/F_4 ==> CS33012FB18
34.8K/F_4 ==> CS33482FB22
35.7K/F_4 ==> CS33572FB13
45.3K/F_4 ==> CS34532FB18
```



Figure 1. The effect of the number of trials on the number of correct responses. The number of correct responses was significantly higher for the 10-trial condition than for the 5-trial condition. Error bars represent the standard error of the mean.

KF\_4 R78  
EV@45.5KF\_4

OUT	N/A	NVDD VID4
OUT	N/A	NVDD VID3

OUT	HIGH	PANEL POWER ENABLE
OUT	HIGH	PANEL BACKLIGHT ENABLE

OUT	N/A	NVVDD VID2
OUT	N/A	3D STEREO

OUT	N/A	FB Vref Control (not used sDDR3)
-----	-----	----------------------------------

IN	N/A	FWF_LENGTH AS Default
OUT	N/A	NVVDD VID5

OUT	N/A	MEM_VDD_CTL
-----	-----	-------------


IN	N/A	HPD for IFP F (not used)
----	-----	--------------------------

---





PROJESİ : Z09


Date: Monday, April 09, 2012 Sheet 23 of 41


















 <b>Quanta Computer Inc.</b> <b>PROJECT : Z09</b>		
Size	Document Number <b>+PCH&amp;VTT (TPS51219)</b>	Rev <b>3A</b>
Date:	Monday, April 09, 2012	Sheet 34 of 40









# Thermal protection







Quantia Computer Inc.

PROJECT : 209

Change list

20

DOC NO.

PART NUMBER:

Z09

DRAWING BY:

DATE:

REVISION:

2019/07/20

1A

MODEL

709

FROM

CHANGE LIST

Z09

1A

1A

1B

1B

1C

2C

2C

2C

10.28

1A

1A

10.2810110