

Compal Confidential

JE50/HM50/SJV50_BZ P5WE6/P5WH6/P5WS6 Schematics Document

AMD Brazos

Brazos with Zacate / Hudson M1 / Seymour XT

DIS only / UMA only / PX Muxless / PX Muxless with BACO

2010-11-16


LA-7092P REV: 1.0



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/08/20	Deciphered Date	2011/08/20	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-7092P P5WE6/H6/S6	1.0
				Date	Tuesday, November 16, 2010
				Sheet	1 of 47

Compal Confidential

Model Name : P5WE6/P5WH6/P5WS6
JE50/HM50/SJV50_BZ
PCB PN : DAZ0IC00100



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/08/20	Deciphered Date	2011/08/20	Title	Block Diagrams
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-7092P P5WE6/H6/S6
				Date	Monday, November 15, 2010
				Sheet	2 of 47
				Rev	1.0

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+VSB	VSB always on power rail	ON	ON	ON*
+3VALW	3.3V always on power rail	ON	ON	ON*
+5VALW	5V always on power rail	ON	ON	ON*
+1.1VALW	1.1V always on power rail	ON	ON	ON*
+APU_CORE	Core voltage for CPU (0.7-1.2V)	ON	OFF	OFF
+APU_CORE_NB	1.0V switched power rail	ON	OFF	OFF
+1.5V	1.5V power rail for CPU VDDIO and DDRIII	ON	ON	OFF
+0.75VS	0.75VS switched power rail for DDR terminator	ON	OFF	OFF
+1.05VS	1.05V switched power rail for APU VDD10	ON	OFF	OFF
+1.1VS	1.1VS switched power rail	ON	OFF	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VS	5V switched power rail	ON	OFF	OFF
+VGA_CORE	Core voltage for GPU	ON	OFF	OFF
+3VSG	3.3V switched power rail for GPU	ON	OFF	OFF
+1.8VSG	1.8V switched power rail for GPU	ON	OFF	OFF
+1.5VSG	1.5V switched power rail for GPU	ON	OFF	OFF
+1.0VSG	1.0V switched power rail for GPU	ON	OFF	OFF
+3V_LAN	3.3V power rail for LAN	ON	ON	ON
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

EC SM Bus1 address

EC SM Bus2 address

Device	Address	HEX	Device	Address	HEX
			ADM1032 (GPU)	1001-101xb	9AH

SM Bus Controller 0

(FCH_SMB1 ~ FCH_SMB4, SMB_ALERT#)

Device	Address	HEX
APU SIC/SID (FCH_SMB3)		
H_THERMTRIP# (FCH_ALERT#)		

SM Bus Controller 1

(FCH_SMB0)

Device	Address	HEX
DDR DIMM1 (FCH_SMB0)	1001-000xb	90
DDR DIMM2 (FCH_SMB0)	1001-001xb	92
WLAN (FCH_SMB0)		

STATE	SIGNAL				SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON				
S1 (Power On Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW				
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF				
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF				
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF				

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BOARD ID Table

Board ID	PCB Revision
0	
1	
2	
3	
4	
5	
6	
7	

Project ID Table

Board ID	PCB Revision
0	
1	
2	
3	
4	
5	
6	
7	

BOARD ID Table

Board ID	PCB Revision
0	w/ X'tal X1
1	wo/ X'tal X1
2	
3	
4	
5	
6	
7	

BTO Option Table

BTO Item	BOM Structure
Display from APU	UMA@
Display from VGA	DISO@
Use VGA	VGA@
Muxless w/BACO	BACO@
Muxless wo/BACO	WOBACO@
Muxless	PX@
w/Vancouver Serise	VAN@
w/Manhattan Serise	MAN@
Bluetooth	BT@
AR8151	8151@
Seymour	Seymour@
wo/Muxless	WOPX@
wo/VGA	WOVGA@
APU 1.5G	15G@
APU 1.6G	16G@

Project ID Table

Board ID	PCB Revision
0	
1	
2	
3	
4	
5	
6	
7	


*UMA only : UMA@ BT@ 8151@ WOVGA@ WOPX@




VGA Chip SEL: APU Chip SEL:
1. Seymour@ + Van@ 1. 16G@
2. Robson@ + Man@ 2. 15G@

*DIS only : VGA@ DISO@ WOBACO@ BT@ 8151@ WOPX@
*Muxless w/BACO : UMA@ VGA@ PX@ BACO@ BT@ 8151@
Muxless wo/BACO : UMA@ VGA@ PX@ WOBACO@ BT@ 8151@


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/08/20	Deciphered Date	2011/08/20	Title	Notes List	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-7092P P5WE6/H6/S6	Rev 1.0
				Date:	Tuesday, November 16, 2010	Sheet 3 of 47

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/20	Deciphered Date	2011/08/20	Title	dGPU Block Diagram
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
					LA-7092P P5WE6/H6/S6
Date: Monday, November 15, 2010		Sheet 4 of 47			









Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/20	Deciphered Date	2011/08/20	Title	FT1 DDRIII/UMI/PCIE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-7092P P5WE6/H6/S6
				Date: Wednesday, November 24, 2010	Sheet 6 of 47






LCD POWER CIRCUIT



LCD/LED PANEL Conn.




Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2010/08/20	Deciphered Date	2011/08/20	Title	LVDS/CAMERA		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev		
				LA-7092P P5WE6/H6/S6		1.0	
				Date:	Wednesday, November 24, 2010	Sheet	10



Place closed to JHDMI1

SM070001310 400ma 90ohm@100mhz DCR 0.3



Use common via on related pair

From VGA


<19> VGA_HDMI_TXD2-	R974	1	DISO@	0.0402_5%	HDMI_C_TX2- R
<19> VGA_HDMI_TXD2+	R975	1	DISO@	0.0402_5%	HDMI_C_TX2+ R
<19> VGA_HDMI_TXD1-	R976	1	DISO@	0.0402_5%	HDMI_C_TX1- R
<19> VGA_HDMI_TXD1+	R977	1	DISO@	0.0402_5%	HDMI_C_TX1+ R
<19> VGA_HDMI_TXD0-	R978	1	DISO@	0.0402_5%	HDMI_C_TX0- R
<19> VGA_HDMI_TXD0+	R979	1	DISO@	0.0402_5%	HDMI_C_TX0+ R
<19> VGA_HDMI_TXC-	R980	1	DISO@	0.0402_5%	HDMI_C_CLK- R
<19> VGA_HDMI_TXC+	R981	1	DISO@	0.0402_5%	HDMI_C_CLK+ R

From APU

<5> APU_HDMI_TX2N	R984	1	UMA@	0.0402_5%	HDMI_C_TX2- R
<5> APU_HDMI_TX2P	R985	1	UMA@	0.0402_5%	HDMI_C_TX2+ R
<5> APU_HDMI_TX1N	R986	1	UMA@	0.0402_5%	HDMI_C_TX1- R
<5> APU_HDMI_TX1P	R987	1	UMA@	0.0402_5%	HDMI_C_TX1+ R
<5> APU_HDMI_TX0N	R988	1	UMA@	0.0402_5%	HDMI_C_TX0- R
<5> APU_HDMI_TX0P	R989	1	UMA@	0.0402_5%	HDMI_C_TX0+ R
<5> APU_HDMI_CLKN	R990	1	UMA@	0.0402_5%	HDMI_C_CLK- R
<5> APU_HDMI_CLKP	R991	1	UMA@	0.0402_5%	HDMI_C_CLK+ R


Place closed to JHDMI1

HDMI_C_TX2- R	C508	2	1	0.1U_0402_16V7K	HDMI_C_TX2- R	R509	1	2	499_0402_1%
HDMI_C_TX2+ R	C509	2	1	0.1U_0402_16V7K	HDMI_C_TX2+ R	R508	1	2	499_0402_1%
HDMI_C_TX1- R	C510	2	1	0.1U_0402_16V7K	HDMI_C_TX1- R	R506	1	2	499_0402_1%
HDMI_C_TX1+ R	C511	2	1	0.1U_0402_16V7K	HDMI_C_TX1+ R	R505	1	2	499_0402_1%
HDMI_C_TX0- R	C512	2	1	0.1U_0402_16V7K	HDMI_C_TX0- R	R503	1	2	499_0402_1%
HDMI_C_TX0+ R	C513	2	1	0.1U_0402_16V7K	HDMI_C_TX0+ R	R502	1	2	499_0402_1%
HDMI_C_CLK- R	C514	2	1	0.1U_0402_16V7K	HDMI_C_CLK- R	R501	1	2	499_0402_1%
HDMI_C_CLK+ R	C515	2	1	0.1U_0402_16V7K	HDMI_C_CLK+ R	R500	1	2	499_0402_1%



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2010/08/20				Deciphered Date			
2010/08/20				2011/08/20				Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIRST DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number				HDMI Connector			
Date				Wednesday, November 24, 2010				Rev			
1				11				47			

CRT Connector



Use common via on related pair


From APU

<5> APU_CRT_R	APU_CRT_R	R995 2	UMA@	1	0.0402_5%	CRT_R
<5> APU_CRT_G	APU_CRT_G	R996 2	UMA@	1	0.0402_5%	CRT_G
<5> APU_CRT_B	APU_CRT_B	R997 2	UMA@	1	0.0402_5%	CRT_B
<5> APU_CRT_HSYNC	APU_CRT_HSYNC	R998 2	UMA@	1	0.0402_5%	CRT_HSYNC
<5> APU_CRT_VSYNC	APU_CRT_VSYNC	R999 2	UMA@	1	0.0402_5%	CRT_VSYNC
<5> APU_CRT_DDC_SDA	APU_CRT_DDC_SDA	R1000 2	UMA@	1	0.0402_5%	CRT_DATA
<5> APU_CRT_DDC_SCL	APU_CRT_DDC_SCL	R1001 2	UMA@	1	0.0402_5%	CRT_CLK


From VGA


<19> VGA_CRT_R	VGA_CRT_R	R1002 2	DISO@	1	0.0402_5%	CRT_R
<19> VGA_CRT_G	VGA_CRT_G	R1003 2	DISO@	1	0.0402_5%	CRT_G
<19> VGA_CRT_B	VGA_CRT_B	R1004 2	DISO@	1	0.0402_5%	CRT_B
<19> VGA_CRT_HSYNC	VGA_CRT_HSYNC	R1005 2	DISO@	1	0.0402_5%	CRT_HSYNC
<19> VGA_CRT_VSYNC	VGA_CRT_VSYNC	R1006 2	DISO@	1	0.0402_5%	CRT_VSYNC
<19> VGA_CRT_DATA	VGA_CRT_DATA	R1007 2	DISO@	1	0.0402_5%	CRT_DATA
<19> VGA_CRT_CLK	VGA_CRT_CLK	R1008 2	DISO@	1	0.0402_5%	CRT_CLK


Close to Conn side




Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2010/08/20		Deciphered Date		2011/08/20		Title		CRT Connector			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Size	Document Number			Rev	1.0		
						Custom	LA-7092P P5WE6/H6/S6						
						Date:	Wednesday, November 24, 2010			Sheet	12	of	47









VIN6/GBE_STAT3/GPIO181
Enable integrated pull-down/up and leave unconnected



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2010/08/20				Deciphered Date			
2010/08/20				2011/08/20				Title			
								FCH-SATA/SPI			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIRST CUSTOMER TO ANY OTHER DIVISION OR TO ANY OTHER COMPANY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number				Rev			
				LA-7092P P5WE6/H6/S6				1.0			
Date				Wednesday, November 24, 2010				Sheet			
				15				of 47			




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/20	Deciphered Date	2011/08/20	Title	FCH PWR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Part Number	Rev
				Customer	1.0
				Document Number	LA-7092P P5WE6/H6/S6
				Date:	Tuesday, November 16, 2010
				Sheet	16 of 47



REQUIRED STRAPS

Check Internal PU/PD

	PCI_CLK2	PCI_CLK1	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	RTC_CLK	EC_PWM2 EC_PWM3
PULL HIGH	WATCHDOG TIMER ENABLE	ALLOW PCIE GEN2 DEFAULT	USE DEBUG STRAP	NON Fusion CLOCK Mode	Internal EC ENABLE	Internal CLKGEN Mode DEFAULT	S5 PLUS MODE DISABLED DEFAULT	LPC ROM (H,L) DEFAULT
PULL LOW	WATCHDOG TIMER DISABLE DEFAULT	FORCE PCIE GEN1	IGNORE DEBUG STRAP DEFAULT	Fusion CLOCK Mode DEFAULT	Internal EC DISABLE DEFAULT	External CLKGEN Mode	S5 PLUS MODE ENABLED	SPI ROM(L,H)




DEBUG STRAPS

FCH M1 HAS 15K INTERNAL PU FOR PCI_AD[27:23]

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23 Enable ROM Straps
PULL HIGH	USE internal PLL generated PLL CLK DEFAULT	ILA AUTORUN Disabled DEFAULT	Selects FC PLL DEFAULT	Disable I2C ROM DEFAULT	Required Setting DEFAULT
PULL LOW	BYPASS PCI PLL	ILA AUTORUN Enabled	FC PLL bypassed	Getting Value from I2C EPROM	Reserved


Check AD29,AD28 strap function

check default





Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2010/08/20		Deciphered Date		2011/08/20		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						FCH-VSS/Strap					
						Size		Document Number		Rev	
						B		LA-7092P P5WE6/H6/S6		1.0	
						Date:		Wednesday, November 24, 2010		Sheet 17 of 47	

GFX PCIE LANE REVERSAL




Seymour XT P/N: SA000047H10 (S IC 216-0809000 A11 SEYMOUR XT M2)
Robson XT P/N: SA00004DR20 (S IC 216-0774211 A11 ROBSON XT M2)

U2 Robson@
Robson XT-M2 A11
Robson A11 (SA00004DR20)









Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2010/08/20		Deciphered Date		2011/08/20	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title			
				Vancouver PCIE / LVDS			
				Document Number			
				LA-7092P P5WE6/H6/S6			
				Rev 1.0			
Date:				Wednesday, November 24, 2010		Sheet 18 of 47	

Strap Name	Pin Straps description <all internal PD>	Setting
VIP_DEVICE_EN (GENLK_VSYNC)	VIP Device Strap Enable indicates to the software driver 0: Driver would ignore the value sampled on VHAD_0 during reset 1: VHAD_0 to determine whether or not a VIP slave device	0
VGA_DIS	VGA Disable determines 0: VGA Controller capacity enabled 1: The device will not be recognized as the system's VGA controller	0
TX_PWRS_ENB	Transmitter Power Saving Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	1
TX_DEEMPH_EN	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for desktop)	1
CONFIG[2] CONFIG[1] CONFIG[0]	GPIO13,12,11 (config 2,1,0): a) If BIOS_ROM_EN = 1, then Config[2:0] defines the ROM type. memory apertures CONFIG[3:0] 128 MB 000 b) If BIOS_ROM_EN = 0, then Config[2:0] defines the primary memory aperture size. 256 MB 001 64 MB 010	001
BIOS_ROM_EN	Enable external BIOS ROM device 0: Disable, 1: Enable	0
AUD[1] AUD[0]	00: No audio function; 10: Audio for DisplayPort only; 01: Audio for DisplayPort and HDMI if adapter is detected; 11: Audio for both DisplayPort and HDMI	11
BIF_GEN2_EN	0: Advertises the PCI-E device as 2.5 GT/s capable at power-on 1: Advertises the PCI-E device as 5.0 GT/s capable at power-on 5.0 GT/s capability will be controlled by software	0
RESERVED	H2SYNC (GENLK_CLK) Internal use only. THIS PAD HAS AN INTERNAL PULL-DOWN AND MUST BE 0 V AT RESET. The pad may be left unconnected	DNI




VRAM	Location	VRAM_ID3	VRAM_ID2	VRAM_ID1	VRAM_ID0
Samsung SA00004GS10 G-die K4W1G1646G-BC11		0	0	1	1
Hynix SA000032420 Orion-die H5TQ1G63BFR-12C		1	1	0	0
Hynix SA000041840 Vega-die H5TQ1G63DFR-11C		1	1	1	0




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/20	Deciphered Date	2011/08/20	Title	Vancouver Strape/DP/HDMI//CRT
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	LA-7092P P5WE6/H6/S6
				Date	Wednesday, November 24, 2010
				Sheet	19 of 47

Robson, Seymour only support single channel memory (channel B only)




2160809000A11SEYMOUR_FCBGA62


Seymour@




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2010/08/20		2011/08/20		Vancouver Memory	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Soc. Document Number		Rev	
		LA-7092P P5WE6/H6/S6		1.0	
Date:		Wednesday, November 24, 2010		Sheet 20 of 47	




Power Sequence of Granville



For PX sequence, >1ms delay is required between PE_GPIO1 and VGA_PWR_ON



Power Sequence of Whistler and Seymour



VGA Muxless and Dis only Status Mapping table

	Dis only	Muxless High performance GPU	Muxless Power-saving GPU
VGA_PWR_ON	1	1	0
1.5_VDDC_PWREN	1	1	0
+3.3VSG	ON	ON	OFF
+1.8VSG	ON	ON	OFF
+1.0VSG	ON	ON	OFF
+VGA_CORE	ON	ON	OFF
+1.5VSG	ON	ON	OFF
+BIF_VDDC	+VGA_CORE	+VGA_CORE	OFF


VGA Muxless with BACO Status Mapping table

	Normal mode	BACO mode
PX_EN	0	1
1.5_VDDC_PWREN	1	0
VDDC_EN	1	0
1.0_EN	0	1
+3.3VSG	ON	ON
+1.8VSG	ON	ON
+1.0VSG	ON	ON
+VGA_CORE	ON	OFF
+1.5VSG	ON	OFF
+BIF_VDDC	+VGA_CORE	+1.0VSG


VGA Power Enable Signal Mapping table

	Graville	Whistler and Seymour
VGA_PWR_ON source signal	INT_VGAPWR_ON	VGA_ON
+3.3VSG	VGA_PWR_ON	SUSP#
+1.8VSG	VGA_PWR_ON	VGA_PWR_ON
+1.0VSG	VGA_PWR_ON	VGA_PWR_ON
+VDDCI	VGA_PWR_ON	Combine with +VGA_CORE
+VGA_CORE	VGA_PWR_ON	1.5_VDDC_PWREN
+1.5VSG	VGA_PWR_ON	1.5_VDDC_PWREN


VGA Power ON Circuit




1.05VS TO +1.0VSG




+1.8VS TO +1.8VSG






Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/08/20	Deciphered Date	2011/08/20	Title VGA DC Interface		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-7092P P5WE6/H6/S6	Rev 1.0
				Date Monday, November 29, 2010	Sheet 25 of 47	






Int. Speaker Conn.




Security Classification		Compal Secret Data				Compal Electronics, Inc.									
Issued Date		2010/08/20		Deciphered Date		2011/08/20		Title							
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT TO ANY OTHER DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Amplifier & Audio Jack							
								Document Number		LA-7092P P5WE6/H6/S6		Rev		1.0	
								Date		Wednesday, November 24, 2010		Sheet		26 of 47	

Mini-Express Card for WLAN




Card Reader RTS5138 / RTS5137
(only SD+MMC function)


Card Reader Connector




SATA HDD Conn.




SATA ODD FFC Conn.




Security Classification		Compal Secret Data		Compal Electronics, Inc. HDD & ODD CONN	
Issued Date	2010/08/20	Deciphered Date	2011/08/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Part No.	Rev
				Document Number	1.0
				LA-7092P P5WE6/H6/S6	
Date	Wednesday, November 24, 2010		Sheet	30	of 47









To TP/B Conn.





INT_KBD Conn.




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/20	Deciphered Date	2011/08/20	Title	KB/TP/LED/SPI ROM/PWRb
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				LA-7092P P5WE6/H6/S6	
				Date:	Wednesday, November 24, 2010
				Sheet	32 of 47



To USB/B Connector






Bluetooth Conn.









Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/20	Deciphered Date	2011/08/20	Title	USB/BT/USBsub
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-7092P P5WE6/H6/S6
				Rev	1.0
				Date:	Monday, November 29, 2010
				Sheet	33 of 47












ON/OFF switch **Power Button**



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/20	Deciphered Date	2011/08/20	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Other IO/USB (right)
Size Custom	Document Number	LA-7092P P5WE6/H6/S6		Rev 1.0
Date: Wednesday, November 24, 2010	Sheet	34	of	47




Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2010/08/20		Deciphered Date		2011/08/20		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						DC Interface					
						Docu		ment Number		Rev	
						Custm		LA-7092P P5WE6/H6/S6		1.0	
						Date:		Monday, November 29, 2010		Sheet 35 of 47	
						F		Sheet		35 of 47	
						F		Sheet		35 of 47	



Security Classification	Compal Secret Data			Title	
Issued Date	2010/07/13	Deciphered Date	2011/07/13	PWR DCIN / Pre-charge	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HCU DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				P5WE0 M/B LA-6901P Schematic	0.1
				Date: Wednesday, November 24, 2010	Sheet 36 of 47

$$CP = 85\% \cdot I_{ada} ; CP = 4.07A$$


A circuit diagram showing a 10U_1206_25V6M capacitor connected between two nodes labeled @PC30 and @PC56. The capacitor is represented by two parallel vertical lines. The left terminal is connected to a node labeled @PC30, and the right terminal is connected to a node labeled @PC56. The capacitor value 10U_1206_25V6M is printed above the capacitor.




BATT Type	Charging Voltage (0x15)	CV mode	CC=0.6~4.48A IREF=0.7224*Icharge
Normal 3S LI-ON Cells	12600mV	12.60V	IREF=0.43V~3.24V

```
Ki
Vchlim=Iref*(PR374/(PR372+PR374))
=Iref*(100K/(80.6K+100K))
=Iref*0.5537
Ichange=(165mV/PR369)*(Vchlim/3.3V)
=(165m/20m)*(1/3.3V)*Iref*0.5537
=1.3842*Iref
Iref=0.7224*Ichange =>Ki=0.7224
```

```
Kv
Rinternal ic=514K Rec=3K R1=PR379=15.4K R2=PR381=31.6K
R=514K/31.6K/(15.4K+3k)=11.372K
r=514K/514K/31.6K=28.14K
Vcell=0.175*Vadj+3.99V
4.2V=0.175*Vadj+3.99V =>Vadj=1.2V
Vadj=Vref*(R/(R+514K))+CALIBRATE*(r/(r+514K))
1.483=CALIBRATE*0.6046 =>CALIBRATE=1.899
1.899=(4.2-Vcell)/(Vcell-0.175)*Kv=(4.2-(4.2+0.175))*Kv
A=Vref*(R/(R+514K))=0.052
Kv=9.451
```



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/07/13	Deciphered Date	2011/07/13	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR-CHARGER		
				Size	Document Number	Rev
				Custom	P5WE0 M/B LA-6901P Schematic	
Date:				Wednesday, November 24, 2010	Sheet	37 of 47



<39> MAINPWON

<37> ACPRN

<31,34> EC_ON



+3.3VALWP
Ipeak=6.768A ; 1.2Ipeak=8.12A; Imax=4.738A
f=375KHz, L=4.7UH, Rentrip=162k ohm
Rdson=15~18m ohm
 $1/2\Delta I = 1/2 * (19-3) * (3/19) / (375KHz * 4.7UH) = 0.774A$
 $Vlimit = 10 * 10^{-6} * 162Kohm / 10 = 0.162V$
 $Ilimit = 0.162 / (18m * 1.2) \sim 0.162 / (15m * 1.2) = 7.5A \sim 9A$
 $Iocp = 8.274A \sim 9.774A$

TONSEL=VREF (1) SMPS1=300KHZ (+5VALWP)
(2) SMPS2=375KHZ (+3VALWP)

+5VALWP
Ipeak=7A ; 1.2Ipeak=8.4A; Imax=4.9A
f=300KHz, L=4.7UH, Rentrip=154k ohm
Rdson=15~18m ohm
 $1/2\Delta I = 1/2 * (19-5) * (5/19) / (300KHz * 4.7UH) = 1.306A$
 $Vlimit = 10 * 10^{-6} * 154Kohm / 10 = 0.15V$
 $Ilimit = 0.15 / (18m * 1.2) \sim 0.15 / (15m) = 7.13 \sim 10.26A$
 $Iocp = 8.44 \sim 9.86A$


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/13	Deciphered Date	2011/07/13	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				3VALWP/5VALWP	
Size	Custom	Document Number	P5WE0 M/B LA-6901P Schematic		Rev
Date	Wednesday, November 24, 2010	Sheet	38	of	47

PJP2
SUYIN_200275GR008G13GZR




PH1 under CPU botten side :


CPU thermal protection at 92 degree C
Recovery at 56 degree C



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/07/13	Deciphered Date	2011/07/13	Title	PWR-BATTERY CONN/OTP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF P&E DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	P5WE0 M/B LA-6901P Schematic
				Date	Wednesday, November 24, 2010
				Sheet	39 of 47
				Rev	0.1




	G5603	RT8209B	TPS51117	RT8209M
Temperature Compensated	-1180ppm/°C	1600ppm/°C	4500ppm/°C	4800ppm/°C
Vtrip_min (SPEC)	30mV	50mV	30mV	50mV
Vtrip_max (SPEC)	200mV	200mV	200mV	200mV



<Vo=1.5V> VFB=0.75V
 $V_o = 0.75 \times (1 + 10K/10K) = 1.5V$
 $F_{sw} = 280KHz$

$C_{out} ESR = 17 \text{ mohm}$ $R_{ds(on)} = 7 \text{ mohm}$ $R_{ds(on)}(typ) = 5.3 \text{ mohm}$
 $I_{peak} = 9.45A$, $I_{max} = 6.615A$
 $\Delta I = ((19 - 1.5) \times (1.5/19)) / (L \times F_{sw}) = 4.93A$
 $\Rightarrow 1/2 \Delta I = 2.467A$
 $V_{trip} = R_{trip} \times 10uA = 0.0768$
 $I_{ocpmin} = V_{trip} / (R_{ds(on)}(max) \times 1.2) + \Delta I / 2 = 11.61A$
 $I_{ocpmax} = V_{trip} / (R_{ds(on)}(typ) \times 1.2) + \Delta I / 2 = 14.54A$
 $I_{ocp} = 11.61A - 14.54A$


Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2009/04/28	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	0.1
				Date	Wednesday, November 24, 2010
				Sheet	40 of 47



	G5603	RT8209B	TPS51117	RT8209M
Temperature Compensated	-1180ppm/°C	1600ppm/°C	4500ppm/°C	4800ppm/°C
Vtrip_min (SPEC)	30mV	50mV	30mV	50mV
Vtrip_max (SPEC)	200mV	200mV	200mV	200mV

$V_o = 1.5V$ $V_{FB} = 0.75V$
 $V_o = 0.75 * (1 + 10K/10K) = 1.5V$
 $F_{sw} = 280KHz$

$C_{out} ESR = 17 \text{ mohm}$ $R_{dson(max)} = 7 \text{ mohm}$ $R_{dson(typ)} = 5.3 \text{ mohm}$
 $I_{peak} = 9.45A$, $I_{max} = 6.615A$
 $\Delta I = ((19 - 1.5) * (1.5/19)) / (L * F_{sw}) = 4.93A$
 $\Rightarrow 1/2 \Delta I = 2.467A$
 $V_{trip} = R_{trip} * 10uA = 0.0768$
 $I_{ocpmin} = V_{trip} / (R_{ds(on)}(max) * 1.2) + \Delta I / 2 = 11.61A$
 $I_{ocpmax} = V_{trip} / (R_{ds(on)}(typ) * 1.2) + \Delta I / 2 = 14.54A$
 $I_{ocp} = 11.61A \sim 14.54A$



Version change list (P.I.R. List)

Page 1 of 1
for PWR

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	0.75VSP EN RC value	HW adjust timing	0.1	42	Change PR115 from SD028000080 to SD028300380(S RES 1/16W 300K +-5% 0402) Add PC156 SE076104K80(S CER CAP .1U 16V K X7R 0402)	2010/09/24	DVT
2	1.8VSP EN RC value	HW adjust timing	0.1	40	Change PR84 from SD028000080 to SD028200380(S RES 1/16W 200K +-5% 0402) Add PC120 SE095224K00(S CER CAP 0.22U 10V K X5R 0402)	2010/09/24	DVT
3	1.05VSP EN RC value	HW adjust timing	0.1	41	Change PR106 from SD028000080 to SD028200380(S RES 1/16W 200K +-5% 0402) Add PC146 SE076104K80(S CER CAP .1U 16V K X7R 0402)	2010/09/24	DVT
4	VGA_COREP EN RC value	HW adjust timing	0.1	43	Change PR123 from SD034100280 to SD034200280(S RES 1/16W 20K +-1% 0402)	2010/09/24	DVT
5	change BOM structure	1.5VSP change BOM structure to VGA@ for cost down of UMA	0.1	42	Change PU11, PL21, PQ39, PQ46, PR178, PR179, PR180, PR181, PR184, PR185, PR186, PC196, PC197, PC198, PC199, PC200, PC201, PC202, PC204 BOM structure to VGA@ del PL20 SM01000C000(S SUPPRE_ TAI-TECH HCB2012KF-121T50 0805)	2010/10/05	DVT
6	Adjust APU_CORE_NB OCP	Adjust APU_CORE_NB OCP to 15A	0.1	44	Change PR151 from SD034110280 to SD034237280(S RES 1/16W 23.7K +-1% 0402)	2010/10/07	DVT
7	Add input choke in charger circuit.	Add input choke for EMI ISN test in charger circuit.	0.1	37	Change PL17 from SM010018710 to SM000001Y00(S COIL 1.2UH +-30% 123IAS-B-1R2M-P3 2.9A)	2010/10/18	DVT
8	Add snubber	Add snubber in APU_COREP and APU_CORE_NB circuit.	0.1	44	Add PR146, PR161 SD001470B80(S RES 1/4W 4.7 +-5% 1206) Add PC180, PC188 SE025681K80(S CER CAP 680P 50V K X7R 0603) Add PR188 SD034220080(S RES 1/16W 220 +-1% 0402)	2010/10/18	DVT
9	Add snubber and input Cup.	Add snubber and input Cup. in 1.05VSP circuit.	0.1	41	Add PR161 SD001470B80(S RES 1/4W 4.7 +-5% 1206) Add PC188 SE025681K80(S CER CAP 680P 50V K X7R 0603) Add PC205, PC206 SE042104K80(S CER CAP .1U 25V K X7R 0603)	2010/10/18	DVT
10	Add input Cup.	Add input Cup. in 1.1VALWP circuit for EMI test.	0.1	41	Add PC207, PC208 SE042104K80(S CER CAP .1U 25V K X7R 0603)	2010/10/18	DVT
11	Add input Cup.	Add input Cup. and H/S gate resistance in CPU_COREP circuit for EMI ISN test.	0.1	44	Add PC209, PC210, PC211, PC212 SE042104K80(S CER CAP .1U 25V K X7R 0603) Add PC57, PC58 SE142106M80(S CER CAP 10U 25V M X5R 1206 H1.7) Add PR189, PR190 SD013000080(S RES 1/10W 0 +-5% 0603)	2010/10/19	DVT
12	Adjust VGA_COREP VID value	Adjust VGA_COREP VID value	0.1	43	Change PR128 from SD034100280 to SD034931180(S RES 1/16W 9.31K +-1% 0402) Change PR127 from SD034200280 to SD034154280(S RES 1/16W 15.4K +-1% 0402) Change PR131 from SD000009K00 to SD034301280(S RES 1/16W 30.1K +-1% 0402)	2010/10/21	DVT
13	change BOM structure	1.5VSP change BOM structure to @ for cost down	0.1	42	Change PU11, PL21, PQ39, PQ46, PR178, PR179, PR180, PR181, PR184, PR185, PR186, PC196, PC197, PC198, PC199, PC200, PC201, PC202, PC204 BOM structure to @ del PL20 SM01000C000(S SUPPRE_ TAI-TECH HCB2012KF-121T50 0805)	2010/10/21	DVT
14	change main source	change main source for reduce source	0.1	42	Change PQ36 from SB000009610 to SB000006800(S TR 2N7002W 1/R7 1N 50T-323)	2010/10/26	DVT
15	Adjust VGA_COREP VID timing	Adjust VGA_COREP VID timing to avoid OVP.	0.1	43	Change PR130 from SD028100280 to SD034402280(S RES 1/16W 40.2K +-1% 0402)	2010/11/01	DVT
16	Delete precharge circuit	Delete precharge circuit to avoid adapter UVP.	0.1	36	del PR8, PR11, PR12 SD001100180(S RES 1/4W 1K +-5% 1206) del PD3 SC100001Y80(S DIO LL4148 LL-34 PANJIT) del PR9, PR10, PR13 SD028100380(S RES 1/16W 100K +-5% 0402) change PR7 SD001100180 to SD011000080(S RES 1/4W 0 +-5% 1206)	2010/11/01	DVT

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/04/12	Deciphered Date	2010/10/12	Title	PIR (PWR)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	PEW96 LA-6552P
				Date:	Monday, November 15, 2010
				Sheet	45 of 47
				Rev	0.1

Version change list (P.I.R. List)

Page 1 of 1
for PWR

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	Delete precharge circuit	Delete precharge circuit to avoid adapter UVP.	0.1	36	del PQ2 SB906100210(S TR TP0610K-T1-E3 1P SOT23) del PQ3, PQ4 SB301150200(S TR PDTCL15EU NPN SOT323) del PD4 SCS00001200(S SCH DIO BAS40CW SOT-323)	2010/11/01	DVT
2	Delete precharge 連動 circuit	Delete precharge 連動 circuit to avoid adapter UVP.	0.1	37	change PQ7 SB00000DL00 to SB00000I600(S TR SI4459ADY-T1-GE3 1P SO8)	2010/11/01	DVT
3	Delete precharge 連動 circuit	Delete precharge 連動 circuit to avoid adapter UVP.	0.1	37	del PR21 SD034100380(S RES 1/16W 100K +-1% 0402) del PC17 SE075222K80(S CER CAP 2200P 25V K X7R 0402) del PQ12 SB000006800(S TR 2N7002W T/R7 1N SOT-323)	2010/11/01	DVT
4	Delete precharge 連動 circuit	Delete precharge 連動 circuit to avoid adapter UVP.	0.1	37	Add PR357 SD034200380(S RES 1/16W 200K +-1% 0402) add PC253 SE042104K80(S CER CAP .1U 25V K X7R 0603) add PQ61 SB000006800(S TR 2N7002W T/R7 1N SOT-323)	2010/11/01	DVT
5	Delete precharge 連動 circuit	Delete precharge 連動 circuit to avoid adapter UVP.	0.1	37	Add PD9, PD12 SC100001K00(S DIO 1SS355 SOD323 T/R-5K)	2010/11/01	DVT
6	Add input Cup.	Add input Cup. in CPU_COREP circuit for EMI ISN test.	0.1	44	Add PC213, PC214 SE042104K80(S CER CAP .1U 25V K X7R 060B)	2010/11/12	PVT
7							
8							
9							
10							
11							
12							
13							
14							
15							
16							

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/04/12	Deciphered Date	2010/10/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR (PWR)	
Size	Custom	Document Number	PEW96 LA-6552P		Rev
Date:	Monday, November 15, 2010	Sheet	46	of	47
					0.1

[illegible]