

Compal Confidential

NCQD0 M/B Schematics Document

Intel Arrandale/Clarkfield Processor with DDRIII + Ibex Peak-M

2009-08-10

REV:1.0

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHEMATICS,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. ANY REUSE OR DISCLOSURE TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401762	C
Date: Tuesday, August 18, 2009				Sheet 1 of 60	


Compal Confidential

Model Name : NCQD0

File Name : LA5511P

Fan Control
page 43

Clock Generator
IDT: 9LRS3199AKLFT
SILEGO: SLG8SP587
133/120/100/96/14.318MHz to PCH
48MHz to CardReader
page 12



Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2009/08/10		Deciphered Date		2010/08/10		Title		SCHEMATICS,MB A5511	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT TO ANY OTHER DIVISION OR TO ANY THIRD PARTY WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.								Document Number		Rev C	
								401762			
								Date:			Tuesday, August 18, 2009

<http://laptop-motherboard-schematic.blogspot.com/>

Voltage Rails

Power Plane	Description	S1	S3	S5	DGPU (UMA)	DGPU (DIS)
VIN	Adapter power supply (19V)	N/A	N/A	N/A		
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A		
+CPU_CORE	Core voltage for CPU	ON	ON	OFF		
+0.75VS	0.75V switched power rail for DDR terminator	ON	OFF	OFF		
+1.05VS	1.05V switched power rail for PCH	ON	OFF	OFF		
+1.1VS_VTT	1.1V switched power rail (1.05 for AUB CPU)	ON	OFF	OFF		
+1.5V	1.5V power rail for DDRIII	ON	ON	OFF		
+1.5VS	1.5V switched power rail	ON	OFF	OFF		
+1.8VS	1.8V switched power rail	ON	OFF	OFF		
+3VALW	3.3V always on power rail	ON	ON	ON*		
+3V	3.3V power rail for PCH	ON	ON	ON		
+3V_LAN	3.3V power rail for LAN	ON	ON	ON*		
+3VS	3.3V switched power rail	ON	OFF	OFF		
+5VALW	5V always on power rail	ON	ON	ON*		
+5VS	5V switched power rail	ON	OFF	OFF		
+5V	5V power rail for PCH	ON	ON	ON		
+VSB	VSB always on power rail	ON	ON	ON*		
+RTCVCC	RTC power	ON	ON	ON		
+5VSDGPU	5V power rail for GPU				OFF	ON
+1.5VSDGPU	1.5V power rail for VRAM				OFF	ON
+1.8VSDGPU	1.8V switched power rail for GPU				OFF	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts
--------	--------	-----------	------------

EC SM Bus1 address

Device	Address	Device	Address
Smart Battery	0001 011X b		

EC SM Bus2 address

Ibex SM Bus address

Device	Address
Clock Generator (9LRS3199AKLFT, SLG8SP587)	1101 0010b
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb
ISL90727	0101 1100b
ISL90728	0111 1100b

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BOARD ID Table

Board ID	PCB Revision
* 0	0.1
1	
2	
3	
4	
5	
6	
7	

BTO Option Table

BTO Item	BOM Structure
UMA	UMA@
UMA Only	UMAO@
DIS Only	DIS@
DGPU	VGA@
Braidwood	NV@
M96	M96@
Broadway	MAD@
Switchable Graphics	SG@

USB Port Table

USB 2.0	USB 1.1	Port	4 External USB Port
EHCI1	UHCI0	0	USB Conn.
		1	USB/B
	UHCI1	2	eSATA USB
		3	CMOS Camera
	UHCI2	4	Mini Card 1
		5	Mini Card 2
EHCI2	UHCI3	6	
		7	
	UHCI4	8	USB Conn.
		9	
	UHCI5	10	Blue Tooth
		11	Finger Print
	UHCI6	12	NewCard
		13	

BOM Config
Switchable Graphics (M96)SKU: UMA@/SG@/VGA@
UMA only SKU: UMA@/UMAO@
DIS ONLY (M96): DIS@/VGA@

10 DDR_A_D[0..63]
10 DDR_A_DM[0..7]
10 DDR_A_DQS[0..7]
10 DDR_A_MA[0..15]

DDR_A_D0 A10
DDR_A_D1 C10
DDR_A_D2 C7
DDR_A_D3 A7
DDR_A_D4 B10
DDR_A_D5 D10
DDR_A_D6 E10
DDR_A_D7 A8
DDR_A_D8 D8
DDR_A_D9 F10
DDR_A_D10 E6
DDR_A_D11 E7
DDR_A_D12 E9
DDR_A_D13 B7
DDR_A_D14 E7
DDR_A_D15 C6
DDR_A_D16 H10
DDR_A_D17 G8
DDR_A_D18 K7
DDR_A_D19 J8
DDR_A_D20 G7
DDR_A_D21 G10
DDR_A_D22 J7
DDR_A_D23 J10
DDR_A_D24 L7
DDR_A_D25 M6
DDR_A_D26 M8
DDR_A_D27 L9
DDR_A_D28 L6
DDR_A_D29 K8
DDR_A_D30 N8
DDR_A_D31 P9
DDR_A_D32 AH5
DDR_A_D33 AF5
DDR_A_D34 AK6
DDR_A_D35 AE6
DDR_A_D36 AG5
DDR_A_D37 AG5
DDR_A_D38 AJ7
DDR_A_D39 AJ6
DDR_A_D40 AJ10
DDR_A_D41 AJ9
DDR_A_D42 AL10
DDR_A_D43 AK12
DDR_A_D44 AK8
DDR_A_D45 AL7
DDR_A_D46 AK11
DDR_A_D47 AL8
DDR_A_D48 AN8
DDR_A_D49 AM8
DDR_A_D50 AR11
DDR_A_D51 AL11
DDR_A_D52 AM9
DDR_A_D53 AN9
DDR_A_D54 AT11
DDR_A_D55 AP12
DDR_A_D56 AM12
DDR_A_D57 AN12
DDR_A_D58 AM13
DDR_A_D59 AT14
DDR_A_D60 AT12
DDR_A_D61 AL13
DDR_A_D62 AR14
DDR_A_D63 AP14

10 DDR_A_BS0
10 DDR_A_BS1
10 DDR_A_BS2

10 DDR_A_CAS#
10 DDR_A_RAS#
10 DDR_A_WE#

IC:AUB_CFD_rPGA,R1P0
CONN@

DDR SYSTEM MEMORY A

SA_CK[0] AA6
SA_CK[1] AA7
SA_CKE[0] P7
SA_CK[1] Y6
SA_CK[1] Y6
SA_CKE[1] P6
SA_CS[0] AE2
SA_CS[1] AE8
SA_ODT[0] AD8
SA_ODT[1] AF9
SA_DM[0] B9
SA_DM[1] D7
SA_DM[2] H7
SA_DM[3] M7
SA_DM[4] AG6
SA_DM[5] AM7
SA_DM[6] AN10
SA_DM[7] AN13
SA_DQS[0] C9
SA_DQS[1] E8
SA_DQS[2] J8
SA_DQS[3] AG9
SA_DQS[4] AH7
SA_DQS[5] AK9
SA_DQS[6] AP11
SA_DQS[7] AT13
SA_DQS[0] C8
SA_DQS[1] E9
SA_DQS[2] H9
SA_DQS[3] M9
SA_DQS[4] AH8
SA_DQS[5] AK10
SA_DQS[6] AN11
SA_DQS[7] AR13
SA_MA[0] Y3
SA_MA[1] W1
SA_MA[2] AA8
SA_MA[3] AA3
SA_MA[4] V4
SA_MA[5] AA9
SA_MA[6] V8
SA_MA[7] T1
SA_MA[8] Y9
SA_MA[9] U6
SA_MA[10] AD4
SA_MA[11] T2
SA_MA[12] U3
SA_MA[13] AG8
SA_MA[14] T3
SA_MA[15] V9
DDR_A_CLK0 10
DDR_A_CLK0# 10
DDR_A_CKE0 10
DDR_A_CLK1 10
DDR_A_CLK1# 10
DDR_A_CKE1 10
DDR_A_CS0# 10
DDR_A_CS1# 10
DDR_A_ODT0 10
DDR_A_ODT1 10
DDR_A_DM0
DDR_A_DM1
DDR_A_DM2
DDR_A_DM3
DDR_A_DM4
DDR_A_DM5
DDR_A_DM6
DDR_A_DM7
DDR_A_DQS#0
DDR_A_DQS#1
DDR_A_DQS#2
DDR_A_DQS#3
DDR_A_DQS#4
DDR_A_DQS#5
DDR_A_DQS#6
DDR_A_DQS#7
DDR_A_DQS0
DDR_A_DQS1
DDR_A_DQS2
DDR_A_DQS3
DDR_A_DQS4
DDR_A_DQS5
DDR_A_DQS6
DDR_A_DQS7
DDR_A_MA0
DDR_A_MA1
DDR_A_MA2
DDR_A_MA3
DDR_A_MA4
DDR_A_MA5
DDR_A_MA6
DDR_A_MA7
DDR_A_MA8
DDR_A_MA9
DDR_A_MA10
DDR_A_MA11
DDR_A_MA12
DDR_A_MA13
DDR_A_MA14
DDR_A_MA15

11 DDR_B_D[0..63]
11 DDR_B_DM[0..7]
11 DDR_B_DQS[0..7]
11 DDR_B_MA[0..15]

DDR_B_D0 B5
DDR_B_D1 A5
DDR_B_D2 C3
DDR_B_D3 B3
DDR_B_D4 E4
DDR_B_D5 A6
DDR_B_D6 C4
DDR_B_D7 D1
DDR_B_D8 D1
DDR_B_D9 D2
DDR_B_D10 F2
DDR_B_D11 E1
DDR_B_D12 C2
DDR_B_D13 E5
DDR_B_D14 F3
DDR_B_D15 G4
DDR_B_D16 H6
DDR_B_D17 G2
DDR_B_D18 J6
DDR_B_D19 J3
DDR_B_D20 G1
DDR_B_D21 G5
DDR_B_D22 J2
DDR_B_D23 J1
DDR_B_D24 J5
DDR_B_D25 K2
DDR_B_D26 L3
DDR_B_D27 M1
DDR_B_D28 K5
DDR_B_D29 K4
DDR_B_D30 M4
DDR_B_D31 N5
DDR_B_D32 AE1
DDR_B_D33 AG1
DDR_B_D34 AJ3
DDR_B_D35 AK1
DDR_B_D36 AG4
DDR_B_D37 AG3
DDR_B_D38 AJ4
DDR_B_D39 AH4
DDR_B_D40 AK4
DDR_B_D41 AK3
DDR_B_D42 AM6
DDR_B_D43 AN2
DDR_B_D44 AK5
DDR_B_D45 AK2
DDR_B_D46 AM4
DDR_B_D47 AM3
DDR_B_D48 AP3
DDR_B_D49 AN5
DDR_B_D50 AT4
DDR_B_D51 AN6
DDR_B_D52 AN4
DDR_B_D53 AN3
DDR_B_D54 AT5
DDR_B_D55 AT6
DDR_B_D56 AN7
DDR_B_D57 AP6
DDR_B_D58 AP8
DDR_B_D59 AT9
DDR_B_D60 AT7
DDR_B_D61 AP9
DDR_B_D62 AR10
DDR_B_D63 AT10
SB_DQ[0] B5
SB_DQ[1] A5
SB_DQ[2] C3
SB_DQ[3] B3
SB_DQ[4] E4
SB_DQ[5] A6
SB_DQ[6] C4
SB_DQ[7] D1
SB_DQ[8] D1
SB_DQ[9] D2
SB_DQ[10] F2
SB_DQ[11] E1
SB_DQ[12] C2
SB_DQ[13] E5
SB_DQ[14] F3
SB_DQ[15] G4
SB_DQ[16] H6
SB_DQ[17] G2
SB_DQ[18] J6
SB_DQ[19] J3
SB_DQ[20] G1
SB_DQ[21] G5
SB_DQ[22] J2
SB_DQ[23] J1
SB_DQ[24] J5
SB_DQ[25] K2
SB_DQ[26] L3
SB_DQ[27] M1
SB_DQ[28] K5
SB_DQ[29] K4
SB_DQ[30] M4
SB_DQ[31] N5
SB_DQ[32] AE1
SB_DQ[33] AG1
SB_DQ[34] AJ3
SB_DQ[35] AK1
SB_DQ[36] AG4
SB_DQ[37] AG3
SB_DQ[38] AJ4
SB_DQ[39] AH4
SB_DQ[40] AK4
SB_DQ[41] AK3
SB_DQ[42] AM6
SB_DQ[43] AN2
SB_DQ[44] AK5
SB_DQ[45] AK2
SB_DQ[46] AM4
SB_DQ[47] AM3
SB_DQ[48] AP3
SB_DQ[49] AN5
SB_DQ[50] AT4
SB_DQ[51] AN6
SB_DQ[52] AN4
SB_DQ[53] AN3
SB_DQ[54] AT5
SB_DQ[55] AT6
SB_DQ[56] AN7
SB_DQ[57] AP6
SB_DQ[58] AP8
SB_DQ[59] AT9
SB_DQ[60] AT7
SB_DQ[61] AP9
SB_DQ[62] AR10
SB_DQ[63] AT10

11 DDR_B_BS0
11 DDR_B_BS1
11 DDR_B_BS2

11 DDR_B_CAS#
11 DDR_B_RAS#
11 DDR_B_WE#


JCPU1D

DDR SYSTEM MEMORY - B

SB_CK[0] W8
SB_CK[1] W9
SB_CKE[0] M3
SB_CK[1] V7
SB_CK[1] V6
SB_CKE[1] M2
SB_CS[0] AB8
SB_CS[1] AD6
SB_ODT[0] AC7
SB_ODT[1] AD1
SB_DM[0] D4
SB_DM[1] E1
SB_DM[2] H3
SB_DM[3] K1
SB_DM[4] AH1
SB_DM[5] AL2
SB_DM[6] AR4
SB_DM[7] AT8
SB_DQS[0] D5
SB_DQS[1] E4
SB_DQS[2] D4
SB_DQS[3] D4
SB_DQS[4] AH2
SB_DQS[5] AR5
SB_DQS[6] AR8
SB_DQS[7] C5
SB_DQS[0] E3
SB_DQS[1] H4
SB_DQS[2] M5
SB_DQS[3] AG2
SB_DQS[4] AL5
SB_DQS[5] AP5
SB_DQS[6] AR7
SB_DQS[7] U5
SB_MA[0] V2
SB_MA[1] T5
SB_MA[2] V3
SB_MA[3] R1
SB_MA[4] TR
SB_MA[5] R2
SB_MA[6] R6
SB_MA[7] R4
SB_MA[8] R5
SB_MA[9] AR5
SB_MA[10] P3
SB_MA[11] R3
SB_MA[12] AF7
SB_MA[13] P5
SB_MA[14] N1
DDR_B_CLK0 11
DDR_B_CLK0# 11
DDR_B_CKE0 11
DDR_B_CLK1 11
DDR_B_CLK1# 11
DDR_B_CKE1 11
DDR_B_CS0# 11
DDR_B_CS1# 11
DDR_B_ODT0 11
DDR_B_ODT1 11
DDR_B_DM0
DDR_B_DM1
DDR_B_DM2
DDR_B_DM3
DDR_B_DM4
DDR_B_DM5
DDR_B_DM6
DDR_B_DM7
DDR_B_DQS#0
DDR_B_DQS#1
DDR_B_DQS#2
DDR_B_DQS#3
DDR_B_DQS#4
DDR_B_DQS#5
DDR_B_DQS#6
DDR_B_DQS#7
DDR_B_DQS0
DDR_B_DQS1
DDR_B_DQS2
DDR_B_DQS3
DDR_B_DQS4
DDR_B_DQS5
DDR_B_DQS6
DDR_B_DQS7
DDR_B_MA0
DDR_B_MA1
DDR_B_MA2
DDR_B_MA3
DDR_B_MA4
DDR_B_MA5
DDR_B_MA6
DDR_B_MA7
DDR_B_MA8
DDR_B_MA9
DDR_B_MA10
DDR_B_MA11
DDR_B_MA12
DDR_B_MA13
DDR_B_MA14
DDR_B_MA15

IC:AUB_CFD_rPGA,R1P0
CONN@


Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2009/08/10		Deciphered Date		2010/08/10	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED FOR OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title			
				SCHEMATICS,MB A5511			
Size		B		Document Number		Rev C	
				401762			
Date:		Tuesday, August 18, 2009		Sheet		6 of 60	



C,AUB_CFD_PGA,R1P0
CONN@



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHEMATICS,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DIVISION OR TO ANY OTHER PERSON WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401762
				Customer	Rev C
				Date	Tuesday, August 18, 2009
				Sheet	7 of 60

<http://laptop-motherboard-schematic.blogspot.com/>





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHEMATICS,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED FOR OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401762
				Customer	Rev C
				Date	Tuesday, August 18, 2009
				Sheet	8 of 60

<http://laptop-motherboard-schematic.blogspot.com/>




Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHEMATICS,MB A5511		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DIVISION OR AUTHORIZED BY COMPAL ELECTRONICS, INC. INFORMATION ON THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				Custom	401762	C	
Date: Tuesday, August 18, 2009				Sheet	9	of 60	



AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAQ ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAQ ELECTRONICS, INC.



Security Classification		Compal Secret Data		Compal Electronics, Inc. SCHEMATICS.MB A5511	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HONG KONG POSTAL TELEGRAPH AND TELEPHONE CORPORATION WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Document Number 401762	Rev C
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HONG KONG POSTAL TELEGRAPH AND TELEPHONE CORPORATION WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Date: Tuesday, August 18, 2009	Sheet 10 of 60




2009/04/13
For Arrandale, it should be use M1 Circuit
For Clarksfield, it should be use M3 Circuit
DG V1.52







Layout Note:
Place near JDIMM2

Layout Note: Place these 4 Caps near Command
and Control signals of DIMM







Layout Note:
Place near JDIMM2.203 & JDIMM2.204








DDR3 SO-DIMM B
Standard Type

Security Classification			Compal Secret Data			Title		
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Rev	1	Document Number	401762	Rev C
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY BE USED BY THE CUSTOMER FOR THE PURPOSE OF MANUFACTURING THE PRODUCT ONLY. IT IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM. WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.								
Date: Tuesday, August 18, 2009							Sheet 11 of 60	















PIN 30	CPU_0	CPU_1
0 (Default)	133MHz	133MHz
1	100MHz	100MHz





If GPIO33 pull down, ME will not working.
For factory update ME, pull down resistor pull under door.



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2009/08/10				Deciphered Date			
2009/08/10				2010/08/10				Title			
2010/08/10				2010/08/10				SCHEMATICS,MB A5511			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED FOR OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size				Document Number			
				401762				Rev			
				C				Date			
				Tuesday, August 18, 2009				Sheet			
				13				of			
				60							


For PCIE LAN

For Wireless LAN

For NEWCRAD

For Mini2

For CardReader



2/10 PCIE7, PCIE8 not support on HM55




For PCIE LAN

For Wireless LAN

For NEWCRAD


For Mini2

For CardReader



REV1.0


PCI-E



Project Port ID









Project ID		
ID1	ID0	Project
0	0	JV
0	1	Future

1. Connect Directly EXPRESS CARD, MINI1, MINI2
2. Level Shift1, Pull-Up to +3VS CLOCK GEN, DIMM1, DIMM2
3. Level Shift2, Pull-Up to +3VS LAN
4. Level Shift3, Pull-Up to +3VS CPU & PCH XDP






















Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED FOR OR CLODED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev C
				Custom	401762
				Date	Tuesday, August 18, 2009
				Sheet	14 of 60




<http://laptop-motherboard-schematic.blogspot.com/>




No used Integrated LAN,
connecting LAN_RST# to GND





Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2009/08/10				Deciphered Date			
2009/08/10				2010/08/10				Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED FOR OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number				SCHEMATICS,MB A5511			
401762				Date				Tuesday, August 18, 2009			
Sheet				15				of			
Rev				C							




Digital Display Interface



REV1.0



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2009/08/10		Deciphered Date		2010/08/10		Title	
										SCHEMATICS,MB A5511	
										Document Number	
										401762	
										Date	
										Tuesday, August 18, 2009	
										Sheet	
										16 of 60	



30,31,32 DGPU_SELECT#

30 DGPU_PWMSEL#

36 PCI_RST#




5,21,34,38 PLT_RST#

38 CLK_PCI_LPC
14 CLK_PCI_FB

2008/1/6 2009MOM01 change to 22 ohm

Boot BIOS Strap		
PCI_GNT#0	PCI_GNT#1	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI


A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap High = Default



USB Conn.(HS) JUSB1
USB/B
eSATA USB Conn.
CMOS Camera (LVDS)
Mini Card(WLAN)
Mini Card(Mini2)



USB Conn.(HS) JUSB2
Bluetooth
Fingerprint
NEWCARD

OC[0..3] use for EHCI 1
OC[4..7] use for EHCI 2




Danbury Technology Enabled	
NV_ALE	High = Enabled Low = Disabled

DMI Termination Voltage	
NV_CLE	Set to Vss when LOW Set to Vcc when HIGH





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHEMATICS,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED FOR OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401762
				Date	Tuesday, August 18, 2009
				Sheet	17 of 60


<http://laptop-motherboard-schematic.blogspot.com/>



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHMATICS,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED, REPRODUCED, COPIED, OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401762
				Custom	Rev C
				Date	Tuesday, August 18, 2009
				Sheet	19 of 60











Strap Name		Pin Straps Description	Default
TX_PWRS_ENB	GPIO0	Transmitter Power Saving Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	0
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for desktop)	0
BIF_GEN2_EN	GPIO2	0= Advertises the PCI-E device as 2.5 GT/s capable at power-on 1= Advertises the PCI-E device as 5.0 GT/s capable at power-on 5.0 GT/s capability will be controlled by software	0
STRAP_BIF	GPIO22	Enable CLKREQ# Power Management 0: CLKREQ# power management capability is disabled 1: CLKREQ# power management capability is enabled	0
CONFIG[2] CONFIG[1] CONFIG[0]	GPIO13 GPIO12 GPIO11	GPIO13,12,11 (config 2,1,0) : a) If BIOS_ROM_EN = 1, then Config[2:0] defines the memory apertures the ROM type. 128 MB 000 256 MB 001 b) If BIOS_ROM_EN = 0, then Config[2:0] defines the primary memory aperture size. 64 MB 010	001
BIOS_ROM_EN	GPIO22	Enable external BIOS ROM device 0: Disable, 1: Enable	0
AUD[1] AUD[0]	HSYNC VSYNC	00: No audio function; 10: Audio for DisplayPort only; 01: Audio for DisplayPort and HDMI if adapter is detected; 11: Audio for both DisplayPort and HDMI	11
CCBPASS	GENERICC		0
SMS_EN_HARD	H2SYNC		0
VIP_DEVICE_STRAP_DIS	V2SYNC	If VIP_DEVICE_STRAP_EN is set to ?? then this pin is used to sense whether a VIP slave device is connected to the VIP Host interface. If VIP_DEVICE_STRAP_EN is set to ?? then this pin is not used as a strap at all (i.e. its value during reset is unimportant), and it can be used as a regular GPIO	0

Location	VRAM_ID3	VRAM_ID2	VRAM_ID1	VRAM_ID0
VRAM				
Samsung	0	0	0	0
HYNIX	1	0	0	0












LCD POWER CIRCUIT






LED PANEL Conn.




UMA ONLY





DIS ONLY



2009/04/14 UPDATE







SG For LVDS



Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2009/08/10		Deciphered Date		2010/08/10		Title	
								SCHEMATICS,MB A5511	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DIVISION OR TO ANY OTHER PERSON WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Document Number		Rev	
						401762		C	
Date						Tuesday, August 18, 2009		Sheet 30 of 60	


<http://laptop-motherboard-schematic.blogspot.com/>

CRT Connector




pull-up 2.2k on PCH side
pull-up 10k on GPU SIDE

Security Classification			Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHEMATICS,MB A5511	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT, COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. ANY REUSE OR MODIFICATION OF THIS SHEET WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. IS PROHIBITED.				Document Number	401762	
				Date	Tuesday, August 18, 2009	Rev C




SATA HDD1 Conn.

CL 4.0 mm




SATA ODD Conn.

CL 6.0 mm




Card Reader & MINI CARD x2 (WLAN & TV)





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHEMATICS,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT, COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF THE INFORMATION CONTAINED HEREIN MAY BE USED BY OR INCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401762
				Date	Tuesday, August 18, 2009
				Sheet	33 of 60
				Rev	C

<http://laptop-motherboard-schematic.blogspot.com/>






LAN Connector




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS TO BE USED ONLY FOR THE PURPOSES OF R&D AND NOT BE DISCLOSED TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				SCHEMATICS, MB A5511
Size				Document Number
				401762
Date				Rev
Tuesday, August 18, 2009				C
Sheet				35 of 60

New Card Power Switch





Lid Switch

(Hall Effect Switch)





BT






Security Classification		Compal Secret Data		Compal Electronics, Inc. SCHEMATICS, MB A5511	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DRAWING ENGINEERING SUPERVISOR TO ANY OTHER PERSON WITHOUT THE WRITTEN CONSENT OF THE DRAWING ENGINEERING SUPERVISOR. NO REUSE, REPRODUCTION, OR DISSEMINATION OF THIS INFORMATION IS PERMITTED WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev C
				401762	
Date: Tuesday, August 18, 2009				Sheet	36 of 60

THIS SHEET CONTAINS ENGINEERING DRAWINGS OF THE MOBILE APPLICATION COMPACT ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS INFORMATION IS THE PROPERTY OF COMPACT ELECTRONICS, INC. AND IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN CONSENT OF COMPACT ELECTRONICS, INC. THIS SHEET IS INTENDED TO BE USED BY THE USER OF THE MOBILE APPLICATION COMPACT ELECTRONICS, INC. AND IS NOT TO BE USED BY ANY OTHER PARTY WITHOUT THE WRITTEN CONSENT OF COMPACT ELECTRONICS, INC.






eSATA



D0	D1	Function
0	0	default; CH0/CH1 ->0dB
0	1	CH0->2.5dB pre-emphasis;CH1->0dB
1	0	CH1->2.5dB pre-emphasis;CH0->0dB
1	1	CH0/CH1->2.5dB pre-emphasis




USB/B & ACER LOGO Backlight Conn



For EMI solution 02/23


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED FOR OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev C
				Custom	401762
				Date:	Tuesday, August 18, 2009
				Sheet	37 of 60

<http://laptop-motherboard-schematic.blogspot.com/>




Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHEMATICS,MB A5511		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DIVISION AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED, REPRODUCED, COPIED, DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				B	401762	C	
Do not use for board schematic. www.blogspot.com/				Date:	Tuesday, August 18, 2009	Sheet	38 of 60


Power Button




Power ON Circuit




AC_IN LED




POWER LED




T/P Lock Button/LED




Media/Num/Cap LED




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHEMATICS,MB A5511	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT TO ANY OTHER DEPARTMENT OR TO ANY OTHER PERSON WITHOUT THE WRITTEN PERMISSION OF THE COMPETENT DIVISION OF R&D DEPARTMENT. ANY USE OF THIS SHEET OF ENGINEERING DRAWING WITHOUT THE WRITTEN PERMISSION OF THE COMPETENT DIVISION OF R&D DEPARTMENT IS STRICTLY PROHIBITED.				Document Number	401762	Rev C
				Date:	Tuesday, August 18, 2009	Sheet 40 of 60

[illegible]



Sense Pin	Impedance	Codec Signals
SENSE A		PORT-A (PIN 39, 41)
	20K	PORT-B (PIN 21, 22)
		PORT-C (PIN 23, 24)
SENSE B	39.2K	PORT-E (PIN 32, 34)
	20K	PORT-F (PIN 33, 35)
		PORT-H (PIN 37)




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHEMATICS,MB A5511	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DIVISION OR WORKED IN ANY MANNER WITHOUT THE WRITTEN AUTHORIZATION OF THE PROPRIETOR. ANY REPRODUCTION OR USE BY ANY DISCLOSED OR THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev C	
				401762		
				Date:	Tuesday, August 18, 2009	Sheet 41 of 60




Int. Speaker Conn.





SPDIF Out JACK LINE Out/Headphone Out




LINE-IN JACK



MIC JACK





Subwoofer Conn.



For ESD
I/O status:
a. input/output mount 75 ohm
b. input only mount 1K ohm


Security Classification		Compal Secret Data		Title	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DEPARTMENT, COMPANY, OR INDIVIDUAL WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. ANY USE BY OR FOR ANY OTHER PARTY WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. IS PROHIBITED.				Document Number	Rev
				401762	C
				Date: Tuesday, August 18, 2009	Sheet 42 of 60

FAN1 Conn




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHEMATICS, MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev C
				401762	
				Tuesday, August 18, 2009	Sheet 43 of 60


+5VALW TO +5VS



+3VALW TO +3V(PCH AUX Power)






+3VALW TO +3VS



+1.5V to +1.5VS


Optional, if +1.5VS can combine with +1.5V_1




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHEMATICS,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT, COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. ANY REUSE OR MODIFICATION OF THIS SHEET WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. IS PROHIBITED.				Document Number	401762
				Date	Tuesday, August 18, 2009
				Sheet	44 of 60

<http://laptop-motherboard-schematic.blogspot.com/>



+5VS to +5VSDGPU



+1.5V to +1.5VSDGPU Transfer







+1.8VS to +1.8VSDGPU Transfer




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHEMATICS,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D. ANY REPRODUCTION OR DISSEMINATION OF THIS SHEET WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. IS PROHIBITED.				Document Number 401762	Rev C
Date: Tuesday, August 18, 2009				Sheet 45 of 60	

DC231000N00 藍色 For DIS
DC231000P00 黃色 For UMA
Footprint
SINGA_2DC-S756B200_3P





Vin Detector			
	Min.	Typ	Max.
H-->L	17.208V	17.212V	17.217V
L-->H	17.879V	17.894V	17.909V





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHEMATICS,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401762
				Rev	C
				Date:	Tuesday, August 18, 2009
				Sheet	46 of 60

<http://laptop-motherboard.schematiclibrary.com/>

PH1 under CPU botten side :
CPU thermal protection at 92 degree C
Recovery at 56 degree C




PH2 near main Battery CONN :
BAT. thermal protection at 76 degree C
Recovery at 56 degree C



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHEMATICS,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401762
				Rev	C
				Date:	Tuesday, August 18, 2009
				Sheet	47 of 60

<http://laptop-motherboard.schematicsblogspot.com/>




CP Point Setting
 CP point=ladapter*85%

90W adapter
 $V_{acset}=3.3 \cdot (100K/(64.9K+100K))=2.001V$
 $CP\ Point=(V_{acset}/V_{vdac}) \cdot (0.1/PR56)=4.04A$


65W adapter $R=(100K \cdot 100K)/(100K+100K)=50K$
 $V_{acset}=3.3 \cdot (50K/(50K+64.9K))=1.436V$
 $CP\ POINT=(1.436V/3.3V) \cdot (0.1/0.015)=2.901A$

Input OVP : 22.3V
 Input UVP : 17.26V
 Fsw : 300KHz




Charger ADJ	Calibrate#
4.0V	L=0V
4.2V	1.8755V
4.3V	2.8132V

LI-4S : 18.0V---BATT-OVP=2.677V
BATT-OVP=0.1487*VMB
LI-3S : 13.5V---BATT-OVP=2.007V
BATT-OVP=0.1487*VMB
Per cell=3.5V



Icharge Setting
 For 2200mA, $I_{charge}=0.8C \cdot 0.8 \cdot 2 \cdot 2=3.52A$
 For 2400mA, $I_{charge}=0.8C \cdot 0.8 \cdot 2 \cdot 4=3.84A$
 $I_{charge}=(V_{acset}/V_{dac}) \cdot (0.1/PR62)$
 $IREF \cdot (100K/(100K+17.4K)/3.3) \cdot (0.1/0.02)=I_{charge}$
IREF=0.77484*Icharge

Frequency different	
RT8205C 300KHZ/375KHZ	TPS51125 245KHZ/305KHZ
OCP calculation method different	
RT8205C Rtrip*Itrip/10	TPS51125 (Rtrip*Itrip/9)-24mV
GND pad need add via to ground	
Add pull high resistor to +3VLP on pin13	



Avoid pre-charge
can not finish

+3.3VALWP Ipeak=6.61A ; Imax=4.627A
Rds(on)=18m ohm(max) ; Rds(on)=15m ohm(typical)
Vtrip=(10E-06 * 147K)/9-24=194mV
Ilimit=194mV/18m ~ 194mV/15m
=10.778A ~ 12.933A
Iocp=Ilimit+Delta I/2
=11.148A ~ 13.303A
Delta I=0.74A (Freq=300KHz)


+5VALWP Ipeak=7.0A ; Imax=4.9A
Rds(on)=18m ohm(max) ; Rds(on)=15m ohm(typical)
Vtrip=(10E-06 * 158K)/9-24=151.56mV
Ilimit=151.56mV/18m ~ 151.56mV/15m
=8.42A ~ 10.104A
Iocp=Ilimit+Delta I/2
=9.195A ~ 10.879A
Delta I=0.775A (Freq=245KHz)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHEMATICS,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED FOR OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401762
				Date	Tuesday, August 18, 2009
				Sheet	49 of 60


<http://laptop-motherboard-schematic.blogspot.com/>

36,38,44 SYSON

Layout Note:
Place near V5FILT Pin



VFB=0.75V
 $V_o = VFB * (1 + PR101 / PR102) = 1.52V$
 $Ton = 19E-12 * Ron * ((2/3) * V_o + 150mV) / V_{in} + 50ns = 2.4E-7$
 Freq=282KHz
 Cesr=15m ohm
 Ipeak=13.00A Imax=9.10A
 $\Delta I = ((19.5 - 1.5) * (1.5 / 19.5)) / (L * Freq) = 2.728A$
 $V_{trip} = R_{trip} * I_{0uA} = 0.137V$
 $I_{ocp-min} = 16.47A$
 $I_{ocp-max} = 16.60A$
 $I_{ocp} = 16.47 \sim 16.60A$




Layout Note:
Place near V5FILT Pin


VFB=0.75V
 $V_o = VFB * (1 + PR111 / PR112) = 1.05V$
 $Ton = 19E-12 * Ron * ((2/3) * V_o + 150mV) / V_{in} + 50ns = 1.8E-07$
 Freq=282KHz
 Cesr=15m ohm
 Ipeak=6.858A Imax=4.8006A
 $\Delta I = ((19.5 - 1.05) * (1.05 / 19.5)) / (L * Freq) = 2.728A$
 $V_{trip} = R_{trip} * I_{0uA} = 0.0806V$
 $I_{ocp-min} = 9.87A$
 $I_{ocp-max} = 9.94A$
 $I_{ocp} = 9.87 \sim 9.94A$

<http://laptop-motherboard.schematics4u.com/>

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHEMATICS,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS TO BE USED ONLY FOR THE PURPOSES SPECIFIED IN THE DRAWING. IT IS NOT TO BE REPRODUCED, COPIED, OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401762
				Rev	C
				Date:	Tuesday, August 18, 2009
				Sheet	50 of 60



Security Classification	Compal Secret Data		Title	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHMATICS,MB A5511
Size	Document Number	401762	Rev	C
Date:	Tuesday, August 18, 2009	Sheet	55	of 60



Version change list (P.I.R. List)

Page 1 of 2
for PWR

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	BQ24751A has very low rate crack	Add BQ24751A voltage clamp protection but disable first	0.1	47	Change PR56 from 150 to 0(SD013000080) Disable PD8、PD9、PR57、PR158、PC35、PQ15	2009 05/07	EVT
2	Optimize by control IC vendor suggestion	Optimize by control IC vendor suggestion	0.1	56	Change PQ7 to power pack Disable PR236、PC177、PC185、PR262	2009 05/11	EVT
3					Change PR239 from 2.26K to 2.61K(SD000009M80) Change PC179 from 0.47U to 0.047U(SE026473K80)		
4	Optimize by control IC vendor suggestion	Optimize by control IC vendor suggestion	0.1	54	Change PR256 from 1K to 1.21K(SD000004C00) Delete PR243、PR244、PR257	2009 05/11	EVT
5					Change PR271 from 10.2K to 8.66K(SD034866180) Change PC203 from 0.068U to 0.1U(SE076104KM8)		
6	Tune OCP from 15.81A to 18.62A(min) & optimize compensation by control IC vendor suggestion	Tune OCP from 15.81A to 18.62A(min) & optimize compensation by control IC vendor suggestion	0.1	53	Change PR283 from 3.01K to 1.69K(SD00000JB80) Disable PR284、PC205	2009 05/11	EVT
7	Tune VDDCI output voltage to 1.1V by HW request	Tune VDDCI output voltage to 1.1V by HW request	0.1	52	Change PR135 from 1.96K to 2.37K(SD034237180) Change PR137 from 49.9K to 90.9K(SD034909280)	2009 05/13	EVT
8	SH16118AM00 is non lead-free part, SH16118AM10 is	SH16118AM00 is non lead-free part, SH16118AM10 is	0.1	50	Change PR156 from 27.4K to 124K(SD034590280)	2009 05/13	EVT
9	Co-lay will cause DRC, but reserve the space	Co-lay will cause DRC, but reserve the space	0.1	56	Change PL7 from SH16118AM00 to SH16118AM10 Delete PL15、PL16	2009 05/14	EVT
10	There is not enough space	Choke change size from 10x10 to 7x7	0.2	52	Change PL17 from SH000007E80 to SH000006I80	2009 05/27	EVT2
11	Tune sequence by HW request and prevent enable abnormally	Tune sequence by HW request and prevent enable abnormally	0.2	51	Change EN net from DGPU_PWR_EN# to VGA_ON Change PR116 from 47K to 22K(SD028220280)	2009 05/27	EVT2
12	Power ON while no CPU will burn out	Power ON while no CPU will burn out	0.2	53	Change Feedback from +1.1VS_VTT to +1.1VS_VTTP	2009 05/27	EVT2
13	PQ7 has very low rate crack	Change PQ7 package to TO-253 DPAK	0.2	48	Change PR197 from 68.1K to 60.4K(SD034604280)	2009 05/27	EVT2
14	HW request	Don't need this signal	0.2	54	Change PQ7 from AO4407 to AOD425(SB00000K800) Delete net GFX_CORE_PWRGD	2009 06/01	EVT2
15	Optimize by control IC vendor suggestion	Optimize by control IC vendor suggestion	0.2	56	Change PR226 from 10K to 1.91K(SD000009O80) Change PR256 from 1.21K to 1.1K(SD034110180)	2009 06/01	EVT2
16	To avoid pre-charge can not finish	To avoid pre-charge can not finish	0.2	49	Add PC135 as 1U	2009 06/02	EVT2
17	To avoid 2nd source RT8209B can no power on	To avoid 2nd source RT8209B can no power on	0.2		Change PR94、PR103、PR122、PR151 from 300 to 100(SD013000080) Change PC79、PC88、PC107、PC123 from 1U to 4.7U(SE107475K80)	2009 06/02	EVT2
18	Switch delay time can't over 1mS and OCP has risk	Tune switch delay time to 1mS and OCP to 32.93A(min)	0.2	55	Change PR190 from 3.9K to 6.81K(SD034681180) Change PC151、PC152 from 0.1U to 0.22U(SE095224K80)	2009 06/02	EVT2
19	Tune OCP from 18.62A to 20.01A(min)	Tune OCP from 18.62A to 20.01A(min)	0.2	53	Change PR197 from 68.1K to 60.4K(SD034604280) Change PR135 from 2.37K to 4.02K(SD034402180)	2009 06/02	EVT2
20	Sense from VTTP and CPU both	Sense from VTTP and CPU both	0.2	53	Change PR139 to +1.1VS_VTTP Add PR160 to VTT_SENSE	2009 06/03	EVT2
21	Tune OCP to 16.47A(min) & ripple noise	Tune OCP to 16.47A(min) & ripple noise	0.2	50	Change PR95 from 13.7K to 15.8K(SD034158280) Add PC136	2009 06/08	EVT2
22	Tune Output Voltage to 1.15V(max) for batter performance by HW request	Tune Output Voltage to 1.15V(max) for batter performance by HW request	0.3	55	Change PR196 from 9.76K to 7.32K(SD034732180) Change PR297 from 0 to 10(SD028100A80)	2009 06/17	EVT3
23	Tune CPU transient	Tune CPU transient	0.3	56	Change PC179 from 47nF to 68nF(SE026683K80)	2009 06/17	EVT3

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHMATIC,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT TO ANY OTHER DEPARTMENT OR COMPANY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number				Rev C	
101762					
Date				Tuesday, August 18, 2009	
Sheet				57 of 60	

<http://laptop motherboard schematic.blogspot.com/>

Page 2 of 2
for PWR

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
24	BQ24751A has very low rate crack	Enable BQ24751A voltage clamp protection	0.3	48	Enable PD8、PD9、PC35、PQ15、PR57、PR158 Change PR56 from 0 to 150(SD014150080)	2009 06/25	EVT3
25	To prevent +3VALW/+5VALW can't boot up when and VREG5 capacitor has big different	To prevent +3VALW/+5VALW can't boot up when VREG3 and VREG5 capacitor has big different	0.3	49	Change PC57 from 0.22U to 1U(SE080105K80)	2009 06/25	EVT3
26	Cost Down	Cost Down	0.4		Change PL5 from Molding to Coil(SH0000008N80) Change PL8 from Modling to Coil 1.8uH(SH0000008U80)	2009 07/02	PVT
27	Dividing equally GPU output voltage from 0.9V to 1.15V by HW request	Dividing equally GPU output voltage from 0.9V to 1.15V by HW request	0.4	55	Change PR195 from 31.6KQ to 18.7KQ(SD034187280) Change PR196 from 7.32KQ to 9.53KQ(SD034953180) Change PR197 from 60.4KQ to 39.2KQ(SD034392280)	2009 07/03	PVT
28	BQ24751A has very low rate crack	To prevent PVCC has spike voltage	0.4	48	Change PC32 from 0.1U to 0.22U(SE0000005Z80) Add PR161 as 4.7Q(SD001470B80) Change PR56 from 150Q to 1KQ(SD013100180) Add PC36 as 1000pF(SE074102K80) Change PC30 from 0.01uF to 0.022uF(SE075223K80) Disable PD8、PD9、PQ15、PC35、PR57、PR158	2009 07/09	PVT
29	To avoid false trigger of current imbalance protection if ISEN caps have wider tolerance	To avoid false trigger of current imbalance protection if ISEN caps have wider tolerance	0.4	56	Change PC167、PC168 AGND net to VSUM-	2009 07/09	PVT
30	Tune VID delay time to about 470uS	To false avoid tringle of OVP/UVP, the normal switch time is 220uS	0.4	55	Change PC151、PC152 from 0.1U to 0.047U(SE076473K80) 4.7n(SE076472K80)	2009 07/09	PVT Change 2009 07/10
31	Cut in EMI solution	Cut in EMI solution	0.4		Change PJ22 jump to PL18 bead(SM010016410) Enable PR133、PR188、PR220、PR252、PC114、PC146、PC153、PC158、PC172、PC184	2009 07/10	PVT
32	Cost Down	Cost Down	0.4	53	Change PQ35 from A04456 to A06704L(SE000000I900) Delete PQ36	2009 07/10	PVT
33	Vendor production phase out	Vendor production phase out	0.4		Change PC116、PC130、PC145 from SGA00002380 to SGA00002U00	2009 07/10	PVT
34	Adjust OCP from ~52A to ~60A	Adjust OCP from ~52A to ~60A	0.4	56	Change PR239 from 2.61K to 3.01K(SD034301I80) Change PR246 from 8.25K to 9.53K(SD034953180) Change PR256 from 1.1K to 1.27K(SD034127180)	2009 07/21	PVT
35	Cost Down	Cost Down	0.5	56	Change PH6 from 0603 to 0402(SL200000W00) Change PH1、PH2 from 0603 to 0402(SL200000V00) Change PH3 from 0603 to 0402(SL200001100)	2009 08/06	Pre-MP
36	HW request	HW request	0.5	56	Change PR108、PR110 from 1K to 100K(SD034100380)	2009 08/06	Pre-MP
37	HW request	For Intel S3 POWER reduce	0.5	53	Add PR162 4.53K(SD034453I80) Change PR130 from 1K to 2.26K(SD034226I80)	2009 08/10	Pre-MP

<http://laptop-motherboard-schematic.blogspot.com/>

A1--> A2 Change List

2009/05/26
Page 33 SWAP HDD SATA_DTX_C_PRX_N1/P1
Page 38 Del DPIO42 (GFX_CORE_PWRGD) and ADD ME_EN in GPIO42 to PCH GPIO33 (For enable ME to entry manufactruing mode)
Page 12/37 Del PCH_SATA2_CE# and change PCH_SATA1_CE# for Esata redriver IC enable singal

2009/06/02
Page 30 Reverse JLVDS1 pin 36 and pin 37
Page 39 Reverse JKBl pin defined
Page 12 colay Relatek CLK Gen
Page 39 Follow EMI request,add R486 and C9...
Page 24 switch the net name EC_SMB_DA2 and EC_SMB_CK2

2009/06/03
Page 40 add R490,R491,R493 and R494 for LED brightness
Page 38 change EC pin 75 from GFX_CORE_PWRGD to ME_EN

2009/06/04
change Y1,Y3,Y4,Y10,X1 crystal PCB footprint
Page 45 change R462 to 22k
Page 15 change R315 to 100k

A2--> A3 Change List

2009/06/25
Page 14 R305 pull high to +3VS_Delay
Page 15,24,38 Add ACIN_BUF for PCH/VGA
Page 24 Un-pop R177 (No use external Vbios ROM)
change R28 to 510K (for VGA Power on sequence)
Page5,6,7,44 Reserve INTEL Capella new design schematic
Page 24 SWAP Q57,Q58,Q62 Pin1 and PIN3,
change Q62 to UMA0
Page 38 change PWR_SUSP_LED to U38.84
Page 36,38,39 combine LED fuction to BT_ON#
Page 39 SWAP JP9
Page 40 Add discharge schematic for VGA_ON

A3-->C Change List

2009/07/06
Page 32 Switch the U57 Pin 27 and Pin 49 (IGPU_SELECT# and DGPU_SELECT#)

2009/07/08
Page 24 Add R833,for short +3VS to +3VS_DELAY
Page 25 Add R116 and R225 for Boradway MVREFDA/B and MVREFSA/B
Page 25 Add C473,C474,R265 and R327 for Boradway CLKTESTA/B
Page 27 Add R770 and R771
Page 32 Add R768,R769,R767,R786,R772 and Delete Q62,R793 to verify HDMI HPD
Page 18 Add R333 to pull down GPIO37 and change R293 to UMA00

2009/07/10
change 4.7u_0805 to 4.7u_0603
Page 14 Add R104,R793,R342 and R341 for PEG CLKREQ#
Page 38 update Board ID to 0.4 R364=100K,R365=56K

2009/07/13
Page 25 add R343,R344,R361,R498,R499 and R500 for broadway
Page 7 update 470uF to 330uF(C232, C186, C711, C221, C259 and C196)
Page 39 Update R5 and R6 package from 0402 to 0603...
Page 24 add Q76,C476 and R795 for +3VS_DELAY
Page 24 Switch Q9 and change the +3VS to +3VS_DELAY

C-->Pre-MP Change List

2009/07/17
Page 42 switch MIC1_LFE_L and MIC1_CEN_R

2009/07/28
Page 39 Add Q62 to replace D11
Page 25 Add R502 and R504

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHEMATICS,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED, REPRODUCED, COPIED, OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number 401762
				Date	Tuesday, August 18, 2009
				Sheet	59 of 60
				Rev	C

<http://laptop-motherboard-schematic.blogspot.com/>


COMPAL CONFIDENTIAL

MODEL NAME: KBLA0 Power Sequence Block Diagram

PCB NAME: LA4811P

REVISION:

DATE: 2008/12/04



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHEMATICS, MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT, COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF THE COMPETENT DIVISION OF R&D DEPARTMENT. ANY USE BY OTHERS WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED.				Document Number	401762
				Rev	C
				Date	Tuesday, August 18, 2009
				Sheet	60 of 60

<http://laptop-motherboard-schematic.blogspot.com/>