



BOM P/N	Description
312K6MB0000	
412K6CSD0000	uma / uom
512K6SS0000	00 / 10
312K6MB0010	
412K6CS0010	
512K6SS0010	

ZK6 MB Block Diagram

Reference	Description
I@	INT VGA
E@	EXT VGA
SP@	SPECIAL FOR EXT/INT VGA
*	DNI




Clock Generator



CPU Clock select



FSC	FSB	FSA	Frequency
0	0	0	266Mhz
0	0	1	133Mhz
0	1	1	166Mhz
0	1	0	200Mhz
1	1	0	400Mhz
1	1	1	Reserved
1	0	1	100Mhz
1	0	0	333Mhz




Clock Generator Strap table




Quanta Computer Inc.
PROJECT : ZK6

Size	Document Number	Rev
1A	CLOCK GENERATOR	1A


Date: Friday, April 24, 2009 Sheet 2 of 42



Thermal Trip




Processor hot




CPU 1/2

CPU Thermal monitor



XDP PU/PD





XDP_DBRESET# and XDP_TDO reserve for XDP

Quanta Computer Inc.

PROJECT : ZK6

Size	Document Number	Rev
		1A





Layout Note:
Place these parts
reference to Intel demo
board.



VCC:38A (Low power type)
VCC:47A (Standard type)

Layout Note:
Inside CPU center cavity in 2 rows

VCCP : 2.5A(Supply after VCC Stable)
4.5A(Supply before VCC Stable)



VCCA:130mA



Layout Note:
Z0=27.4,P/PU/PD L<1"

Montevina platform : Early Reference Board Schematics Feb 2007. Rev 1.0
stuff 22U*34, NC 22U*2
stuff 330U*2, NC330U*2





Quanta Computer Inc.
PROJECT : ZK6

Size	Document Number	Rev 1A
	CPU Power	
Date:	Friday, April 24, 2009	Sheet 4 of 42

Strap table


Pin Name	Strap description	Configuration
CFG[2:0]	FSB Frequency Select	000= FSB 1066MHz 010 = FSB 800MHz 011 = FSB 667MHz
CFG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)
CFG6	ITPM Host Interface	0 = ITPM Host Interface is enabled 1 = ITPM Host Interface is disabled(Default)
CFG7	ME TLS Confidentiality	0 = AMT Firmware will use TLS cipher suite with no confidentiality 1 = AMT Firmware will use TLS cipher suite with confidentiality(Default)
CFG8	Reserved	
CFG9	PCIE Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)
CFG10	PCIE Loopback enable	0 = Enabled 1 = Disabled (Default)
CFG11	Reserved	
CFG12	ALLZ	0 = ALLZ mode enable 1 = disable(Default)
CFG13	XOR	0 = XOR mode enable 1 = disable(Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)
CFG[18:17]	Reserved	
CFG19	DMI Lane Reversal	0 = Normal (Default) 1 = Lanes Reversed
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIE	0 = Only Digital Display port (SDVO/DP/iHDMI) or PCIE is operational (Default) 1 = Digital Display port (SDVO/DP/iHDMI) and PCIE are operating simultaneously via PEG port
SDVO_CTRLDATA	SDVO Present	0 = No SDVO/HDMI Device Present(Default) 1 = SDVO/HDMI Device present
DDPC_CTRLDATA	Digital Display Present	0 = Digital display(HDMI/DP) device absent(Default) 1 = Digital display(HDMI/DP) device present

Strap pin



NB Thermal trip pin
No use Thermal trip NB side can
NC.(NB has ODT)

PM_DPRSTP#
The Daisy chain topology should
be routed from ICH9M to IMVP ,
then to (G)MCH and CPU, in that
order.





Impact ICH9M VCCHDA and VCCSUSHDA supply 1.5V/3.3V

NOTE:

If (G)MCH's HD Audio signals are connected to ICH9M for iHDMI, VCCHDA and VCCSUSHDA on ICH9M should be only on 1.5V. These power pins on ICH9M can be supplied with 3.3v if and only if (G)MCH's HDA is not connected to ICH9M. Consequently, only 1.5V audio/modem codecs can be used on the platform.


DDR3 PWROK




| SM_VREF.Default use voltage divider fo
| poor layout cause +SMDDR_VREF not
| meet spec.And Intel circuit PU/PD is
| 1K But Check list PU/PD is 10K.



INTEL FAE Suggest PD for Ext graphics



NB Thermaltrip



```

┌ DDPC_CTRL for HDMI port C ┐
└ SDVO_CTRL for HDMI port B ┘

```

<Checklist ver0.8>
If TSATN# is not used, then it must be terminated with a 56-Ω pull-up resistor to VCCP.

- └ <Pin out check issue>
- └ Cantiga EDS 0.7 change Ball B12 to TSATN# from TSATN




Quanta Computer Inc.
PROJECT : ZK6

Size	Document Number	Re
GMCH DMI		
Date:	Friday, April 24, 2009	Sheet 6 of 42

IV@
EV@
SP@

IV&EV Dis/Enable setting

If LVDS no use, all signal can NC



MXM STUFFED.

CRTIREF pull down
for IV cantiga 1.02k ohm/F

L<0.5", If PCIE not support
still connect to +VCC_PEG

PEG_COMPI
PEG_COMPO

PEG_RX#_0
PEG_RX#_1
PEG_RX#_2
PEG_RX#_3
PEG_RX#_4
PEG_RX#_5
PEG_RX#_6
PEG_RX#_7
PEG_RX#_8
PEG_RX#_9
PEG_RX#_10
PEG_RX#_11
PEG_RX#_12
PEG_RX#_13
PEG_RX#_14
PEG_RX#_15

PEG_RX_0
PEG_RX_1
PEG_RX_2
PEG_RX_3
PEG_RX_4
PEG_RX_5
PEG_RX_6
PEG_RX_7
PEG_RX_8
PEG_RX_9
PEG_RX_10
PEG_RX_11
PEG_RX_12
PEG_RX_13
PEG_RX_14
PEG_RX_15

PEG_TX#_0
PEG_TX#_1
PEG_TX#_2
PEG_TX#_3
PEG_TX#_4
PEG_TX#_5
PEG_TX#_6
PEG_TX#_7
PEG_TX#_8
PEG_TX#_9
PEG_TX#_10
PEG_TX#_11
PEG_TX#_12
PEG_TX#_13
PEG_TX#_14
PEG_TX#_15

PEG_TX_0
PEG_TX_1
PEG_TX_2
PEG_TX_3
PEG_TX_4
PEG_TX_5
PEG_TX_6
PEG_TX_7
PEG_TX_8
PEG_TX_9
PEG_TX_10
PEG_TX_11
PEG_TX_12
PEG_TX_13
PEG_TX_14
PEG_TX_15

SP@CANTIGA_PM

PEG_TXN0
PEG_TXN1
PEG_TXN2
PEG_TXN3
PEG_TXN4
PEG_TXN5
PEG_TXN6
PEG_TXN7
PEG_TXN8
PEG_TXN9
PEG_TXN10
PEG_TXN11
PEG_TXN12
PEG_TXN13
PEG_TXN14
PEG_TXN15

PEG_TXP0
PEG_TXP1
PEG_TXP2
PEG_TXP3
PEG_TXP4
PEG_TXP5
PEG_TXP6
PEG_TXP7
PEG_TXP8
PEG_TXP9
PEG_TXP10
PEG_TXP11
PEG_TXP12
PEG_TXP13
PEG_TXP14
PEG_TXP15

IV&EV Dis/Enable setting

<5/31>Montevina_Schematics_Checklist_Rev0_8

a)For TV/OUT Disabled, TV_DCONSEL[1:0] Connect to GND. But design guide Rev0.7 show NC.What is correct.
b)For CRT DAC Disable, CRT_DDC_CLK, CRT_DDC_DATA, CRT_HSYNC, CRT_VSYNC These signals should be connected to GND. But design guide Rev0.7 show NC, Intel suggest follow Design guide.

<check list>

For EV@

CRT R/G/B 0ohm to GND CRT R/G/B 150ohm to GND

CRTIREF 0ohm to GND CRTIREF 976 ohm to GND (>12")

<check list>

For IV@

CRTIREF
For IV: 1.02Kohm
For EV:0ohm



SP@

CRT_R/G/B
For IV: 150ohm
For EV:0ohm



PEG_TXN[15:0] <17>

PEG_TXP[15:0] <17>



Quanta Computer Inc.

PROJECT : ZK6


GMCH VGA

Size Document Number



Rev 1A


Date: Friday, April 24, 2009

Sheet 7 of 42




1. Route VCC_AXG_SENSE and VSS_AXG_SENSE differentially
2. VCC_AXG_SENSE PU to +V GFX_CORE_INT with 10ohm and VSS_AXG_SENSE PD with 10ohm for Intel suggest






HD Audio




RTC




South Bridge Strap Pin (1/3)

Pin Name	Strap description	Sampled	Configuration			PU/PD
HDA_DOCK_EN/ GPIO33	Flash Descriptor Security Override Strap	PWROK	0 = The Flash Descriptor Security will be overridden. 1 = The security measures defined in the Flash Descriptor will be in effect			This strap should only be enabled in manufacturing environments using an external pull-up resistor.
SATALED#	PCI Express Lane Reversal (Lanes 1-4)	PWROK	Internal PU			
TP3	XOR Chain Entrance	PWROK	ICH_TP3	HDA_SDOUT	Description	
			0	0	RSVD	
			0	1	Enter XOR Chain	
HDA_SDOUT	XOR Chain Entrance /PCI Express* Port Config 1 bit 1(Port 1-4)	PWROK	1	0	Normal operation(Default)	









MXM Module




MXM3.0	n-Vidia	AMD
LVDS	LVDS	LVDS/Int. DP
DP_D	Int. DP	X
DP_A	HDMI	HDMI
DP_C	Ext. DP/DVI	Ext. DP/DVI
DP_B	N/A	N/A




LVDS



CRT




iHDM



CRT


IV@
EV@




LVDS Panel ID (UMA only)

P_ID1 (GPIO20)	P_ID0 (GPIO19)	Resolution
0	0	1366x768
0	1	1920x1080
1	0	Reserved
1	1	Reserved


Close to LCD connector (CN3)



LCD Power




Backlight Control & LID



<http://laptop-motherboard-schematic.blogspot.com/>


I@ HDMI LEVEL SHIFTER

To GMCH



<17> TMDS_HPD# 

Voltage level 0.9V

Equalization Control		
PC1 PIN4	PC0 PIN3	EQ Control
L	L	8dB
L	H	4dB
H	L	12dB
H	H	0dB




OE# control for power saving



Switch I2C E@ or I@

NV suggestion n
HDMI connector






Switch E@ or I@

ESD Protect


EMI

HDMI connector




<http://laptop-motherboard-schematic.blogspot.com/>


LAN Controller




Decoupling CAP



PLACE NEAR IC SIDE



EEPROM

**Quanta Computer Inc.**

PROJECT : ZK6


AR8131 GLAN

Size	Document Number
------	-----------------

Date: Friday, April 24, 2009


Sheet 20 of 42

Rev
1A




Close to Transformer pin 1,4,7,10


TRANSFORMER




RJ45



BLUETOOTH CONNECTOR




 Quanta Computer Inc. PROJECT : ZK6		
Size	Document Number	Rev
	LAN Transformer and RJ45/BT	1A
Date:	Friday, April 24, 2009	Sheet 21 of 42

MINI-CARD


+3.3V: 1000mA
+3.3Vaux: 330mA
+1.5V: 500mA

9.0mm - Wireless card




updatefootprint 12/11


4.0mm - TV CARD / debug card




updatefootprint 12/11

 Quanta Computer Inc. PROJECT : ZK6		Rev 1A
Size	Document Number	
Date:	Friday, April 24, 2009	Sheet 22 of 42



MAIN SATA HDD




EE RETURN-PATH CAPACITORS












ODD (SATA)






 Quanta Computer Inc. PROJECT : ZK6		
Size	Document Number	Rev 1A
SATA-HDD/ODD/USB-ESATA		
Date:	Friday, April 24, 2009	Sheet 23 of 42

CODEC(ALC888S)



MDC


**MIC**

Quanta Computer Inc.


PROJECT : ZK6
Number **REALTEK ALC663&888/MDC**

Rev
1/


SPEAKER/HP AMP.




SPEAKER




LINE-OUT/SPDIF0



LINE IN




SUBWOOFER




AMP & PHONE JACK & SUBWOOFER


<http://laptop-motherboard-schematic.blogspot.com/>




POWER BOARD





LED



MMB



Close to MMB connector




Quanta Computer Inc.

PROJECT : ZK6

Size	Document Number	Rev
	POWER/MMB/LAUNCH/LED	1A

Date: Friday, April 24, 2009 Sheet 27 of 42

ESATA



Pin-7 :EN is internally pulled down for standby mode.<Maxim>
 Pin-7 :EN is internally pulled up.<TI>
 Pin-8 :BB is internally pulled down.<TI/MAXIM>
 Pin-9 :BA is internally pulled down.<TI/MAXIM>


EN	BA/D0	BB/D1	CH-0/A	CH-1/B
0	X	X	Standby	Standby
1	0	0	0dB	0dB
1	1	0	Pre-emphasis (5dB)	0dB
1	0	1	0dB	Pre-emphasis (5dB)
1	1	1	Pre-emphasis (5dB)	Pre-emphasis (5dB)

X=don't care


DG2.1 4.2.4 Terminating Unused SATA Interface
 SATA[1:0]Rx/p/n, SATA[5:4]Rx/p/n connect to GND while
 SATA not be implemented




USB PORT




USB/B





H-C276D118P2-8 -- 1 pcs




H-C315D118P2-8-- 12 pcs HOLES




H-C236D146P2-8 -- 8 pcs



H-C197D55PB -- 2 pcs



H-C354D295P2-8 -- 1 pcs



H-C236BC276D118P2-8 -- 1 pcs





NONGND




NONGND-Fan hole




<http://laptop-motherboard-schematic.blogspot.com/>




CPU FAN




TP LOCK Button



TOUCHPAD & Finger-Printer CONN.










Quanta Computer Inc.


PROJECT : ZK6


Size	Document Number	Rev 1A
KB/FAN/TP+FP		
Date:	Friday, April 24, 2009	Sheet 29 of 42




 Quanta Computer Inc. PROJECT : ZK6		Rev 1A
Size	Document Number	
WPCE775C_ODG & FLASH		
Date:	Friday, April 24, 2009	Sheet 30 of 42









all component in this page would be stuff for UMA only





 Quanta Computer Inc. PROJECT : ZK6		Rev
		1A
Size	Document Number	
Date:	Friday, April 24, 2009	Sheet 37 of 42

